


Half Controlled Single Phase Rectifier Bridge with Freewheeling Diode

$I_{dAVM} = 32\text{ A}$
 $V_{RRM} = 800\text{-}1600\text{ V}$

Part numbers

V_{RSM}	V_{RRM}	Type
V_{DSM}	V_{DRM}	
V	V	
900	800	VHF 28-08io5
1300	1200	VHF 28-12io5
1700	1600	VHF 28-16io5


E72873


Features / Advantages:

- Planar passivated chips
- Space and weight savings
- Improved temperature & power cycling

Applications:

- Supply for DC power equipment
- DC motor control


Package: FO-F

- Isolation Voltage: 3600 V~
- DCB ceramic base plate
- 1/4" fast-on terminals
- Easy to mount with two screws
- RoHS compliant


Disclaimer Notice

Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.

Package FO-F			Ratings		
Symbol	Definitions	Conditions	min.	typ.	max.
I_{RMS}	RMS current	per terminal			100 A
T_{VJ}	virtual junction temperature		-40		125 $^{\circ}\text{C}$
T_{op}	operation temperature		-40		100 $^{\circ}\text{C}$
T_{stg}	storage temperature		-40		125 $^{\circ}\text{C}$
Weight				45	g
M_D	mounting torque		2		2.5 Nm
$d_{Spp/App}$	creepage distance on surface / striking distance through air	terminal to terminal	18.0	6.0	mm
$d_{Spb/Apb}$		terminal to backside	26.0	20.0	mm
V_{ISOL}	isolation voltage	$t = 1$ second $t = 1$ minute 50/60 Hz, RMS, $I_{ISOL} \leq 1$ mA	3600		V
			3000		V



Dimensions in mm (1 mm = 0.0394")






Fig. 1 Surge overload current per chip
 I_{FSM} : Crest value, t: duration




Fig. 2 I^2t versus time (1-10 ms)
 per chip




Fig. 3 Max. forward current at
 heatsink temperature




Fig. 4 Power dissipation versus direct output current and ambient temperature




Fig. 5 Gate trigger range




Fig. 7 Transient thermal impedance junction to heatsink per chip

IXYS reserves the right to change limits, test conditions and dimensions.

© 2019 IXYS All rights reserved




Fig. 7 Gate controlled delay time

20191217a