



EVB-LAN8841

Evaluation Board

User's Guide

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2492-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Table of Contents

Preface	5
Introduction	5
Document Layout	5
Conventions Used in this Guide	6
Warranty Registration	7
The Microchip Website	7
Development Systems Customer Change Notification Service	7
Customer Support	8
Document Revision History	8
Chapter 1. Overview	
1.1 Introduction	9
1.2 References	9
1.3 Block Diagram	10
Chapter 2. Getting Started	
2.1 Introduction	11
2.2 Default Jumper Settings	11
2.3 Power Source	11
2.3.1 EDS-Powered Operation	11
2.3.2 External-Powered Operation	11
2.4 Clock	11
2.5 Reset Circuit	11
2.5.1 Power-On Reset—EDS Reset	11
2.5.2 Manual Reset	12
2.6 Using the EVB-LAN8841	12
2.6.1 With SAMA5D3-EDS	12
2.6.2 With EVB-LAN7801-EDS and EVB-LAN7431-EDS	13
Chapter 3. Hardware Configuration	
3.1 Hardware Configuration Options	15
3.2 PHY Port	15
3.3 Test Points	16
3.4 Connectors	16
Chapter 4. PTP4L Demo Using EVB-LAN8841	
4.1 Connection Setup	19
4.1.1 PTP Demo Board Configuration	19
4.1.2 Calnex Paragon-X Connections	21
4.1.3 Verifying Control of Paragon	23
4.2 Custom Driver Installation	24

EVB-LAN8841 Evaluation Board User’s Guide

4.3 CALNEX PTP Master Setup 25

4.4 Configuring the PTP Port and PTP Application 30

4.5 Enabling the 1PPS Timing Output from LAN8841 31

4.6 Starting PTP4L 32

4.7 Confirming Offset from Master in PTP4L 33

4.8 Performing 1588 1PPS Measurements Using Paragon-X 33

Appendix A. Schematics

 A.1 Introduction 39

Appendix B. Bill of Materials

 B.1 Introduction 43

Worldwide Sales and Service48

Preface

NOTICE TO CUSTOMERS

All documentation becomes dated, and this manual is no exception. Microchip tools and documentation are constantly evolving to meet customer needs, so some actual dialogs and/or tool descriptions may differ from those in this document. Please refer to our website (www.microchip.com) to obtain the latest documentation available.

Documents are identified with a “DS” number. This number is located on the bottom of each page, in front of the page number. The numbering convention for the DS number is “DSXXXXA”, where “XXXX” is the document number and “A” is the revision level of the document.

For the most up-to-date information on development tools, see the MPLAB® IDE online help. Select the Help menu, and then Topics to open a list of available online help files.

INTRODUCTION

This chapter contains general information that will be useful to know before using the Microchip EVB-LAN8841 Evaluation Board. Items discussed in this chapter include:

- [Document Layout](#)
- [Conventions Used in this Guide](#)
- [The Microchip Website](#)
- [Development Systems Customer Change Notification Service](#)
- [Customer Support](#)
- [Document Revision History](#)

DOCUMENT LAYOUT

This document describes how to use the EVB-LAN8841 as a development tool for the LAN8841 Gigabit Ethernet Transceiver with RGMII. The manual layout is as follows:

- **Chapter 1. “Overview”** – This chapter provides a brief description of the EVB-LAN8841 evaluation board.
- **Chapter 2. “Getting Started”** – This chapter provides information about setup and operation of the EVB-LAN8841.
- **Chapter 3. “Hardware Configuration”** – This chapter provides information about setup of the EVB-LAN8841 hardware.
- **Chapter 4. “PTP4L Demo Using EVB-LAN8841”** – This chapter provides a demonstration of PTP4L using the EVB-LAN8841.
- **Appendix A. “Schematics”** – This appendix shows the EVB-LAN8841 schematics.
- **Appendix B. “Bill of Materials”** – This appendix includes the EVB-LAN8841 bill of materials.

CONVENTIONS USED IN THIS GUIDE

This manual uses the following documentation conventions:

DOCUMENTATION CONVENTIONS

Description	Represents	Examples
Arial font:		
Italic characters	Referenced books	<i>MPLAB® IDE User's Guide</i>
	Emphasized text	...is the <i>only</i> compiler...
Initial caps	A window	the Output window
	A dialog	the Settings dialog
	A menu selection	select Enable Programmer
Quotes	A field name in a window or dialog	"Save project before build"
Underlined, italic text with right angle bracket	A menu path	<u><i>File>Save</i></u>
Bold characters	A dialog button	Click OK
	A tab	Click the Power tab
N'Rnnnn	A number in verilog format, where N is the total number of digits, R is the radix and n is a digit.	4'b0010, 2'hF1
Text in angle brackets < >	A key on the keyboard	Press <Enter>, <F1>
Courier New font:		
Plain Courier New	Sample source code	#define START
	Filenames	autoexec.bat
	File paths	c:\mcc18\h
	Keywords	_asm, _endasm, static
	Command-line options	-Opa+, -Opa-
	Bit values	0, 1
	Constants	0xFF, 'A'
Italic Courier New	A variable argument	<i>file.o</i> , where <i>file</i> can be any valid filename
Square brackets []	Optional arguments	mcc18 [options] file [options]
Curly brackets and pipe character: { }	Choice of mutually exclusive arguments; an OR selection	errorlevel {0 1}
Ellipses...	Replaces repeated text	var_name [, var_name...]
	Represents code supplied by user	void main (void) { ... }

WARRANTY REGISTRATION

Please complete the enclosed Warranty Registration Card and mail it promptly. Sending the Warranty Registration Card entitles users to receive new product updates. Interim software releases are available at the Microchip website.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

DEVELOPMENT SYSTEMS CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions, or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

The Development Systems product group categories are:

- **Compilers** – The latest information on Microchip C compilers, assemblers, linkers and other language tools. These include all MPLABCC compilers; all MPLAB assemblers (including MPASM™ assembler); all MPLAB linkers (including MPLINK™ object linker); and all MPLAB librarians (including MPLIB™ object librarian).
- **Emulators** – The latest information on Microchip in-circuit emulators. This includes the MPLAB® REAL ICE™ and MPLAB ICE 2000 in-circuit emulators.
- **In-Circuit Debuggers** – The latest information on the Microchip in-circuit debuggers. This includes MPLAB ICD 3 in-circuit debuggers and PICKit™ 3 debug express.
- **MPLAB IDE** – The latest information on Microchip MPLAB IDE, the Windows® Integrated Development Environment for development systems tools. This list is focused on the MPLAB IDE, MPLAB IDE Project Manager, MPLAB Editor and MPLAB SIM simulator, as well as general editing and debugging features.
- **Programmers** – The latest information on Microchip programmers. These include production programmers such as MPLAB REAL ICE in-circuit emulator, MPLAB ICD 3 in-circuit debugger and MPLAB PM3 device programmers. Also included are non-production development programmers such as PICSTART® Plus and PICKit™ 2 and 3.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at:

<http://www.microchip.com/support>

DOCUMENT REVISION HISTORY

Revisions	Section/Figure/Entry	Correction
DS50003442B (05-17-23)	Chapter 2. "Getting Started"	Added an important note under Figure 2-1 .
	Chapter 4. "PTP4L Demo Using EVB-LAN8841"	Added this new chapter.
DS50003442A (11-17-22)	Initial release	

Chapter 1. Overview

1.1 INTRODUCTION

The EVB-LAN8841 evaluation board is a plug-in daughter card that interfaces directly with a mating Microchip host processor or controller board, such as the SAMA5D3 Ethernet Development System (EDS) board, as well as a USB bridge board (EVB-LAN7801-EDS) and a PCIe[®] bridge board (EVB-LAN7431-EDS). It features the LAN8841, a highly integrated networking device that incorporates a 10/100/1000BASE-T physical layer transceiver (PHY). The board's PHY port is connected to an RJ45 Ethernet jack with integrated magnetics, and the PHY's RGMII connections are brought out to a high-speed (HS) multi-pin connector.

Together, the EVB-LAN8841 and the EDS base board provide a highly flexible platform for evaluation of PHY features using their internal memory registers and the management interface.

This document describes the EVB-LAN8841 setup and its user interface features.

A simplified block diagram of the board is shown in [Figure 1-1](#).


1.2 REFERENCES

Concepts and materials available in the following documents may be helpful when reading this document. Visit www.microchip.com for the latest documentation.

- *LAN8841 Data Sheet*
- *EVB-LAN8841 Schematics*
- *LAN8841 Hardware Design Checklist*
- *SAMA5D3 Ethernet Development System Schematics*
- *SAMA5D3 Ethernet Development System Board User's Guide*
- *EVB-LAN7801 Ethernet Development System Schematics*
- *EVB-LAN7801 Ethernet Development System User's Guide*
- *EVB-LAN7431 Ethernet Development System Schematics*
- *EVB-LAN7431 Ethernet Development System User's Guide*
- *MIC33153 Data Sheet*
- *MIC5207 Data Sheet*

1.3 BLOCK DIAGRAM

FIGURE 1-1: EVB-LAN8841 BLOCK DIAGRAM



Chapter 2. Getting Started

2.1 INTRODUCTION

The EVB-LAN8841 evaluation board is designed as a plug-in card to interface directly with a mating Microchip host processor or controller board, such as the SAMA5D3-EDS board, that supplies full power and provides full register access and configuration via MDIO/MDC bus management.

2.2 DEFAULT JUMPER SETTINGS

The EVB-LAN8841 ships with the necessary jumpers installed for basic operation. These are:

- J1: Shunt installed between pins [2-3]
- J2: Shunt installed between pins [2-3]
- J4: Shunt installed between pins [1-2]

See [Figure 3-1](#) for an image of these default shunt installations.

See [Section 3.4 “Connectors”](#) for a full list of connector/header descriptions and directions for use.

2.3 POWER SOURCE

The EVB-LAN8841 can be completely bus-powered from its mating Microchip host processor or control board. Alternatively, the EVB-LAN8841 can be powered with an external 3.3V supply.

Refer to [Figure 3-1](#) and the board schematics in [Figure A-2](#) for details.

2.3.1 EDS-Powered Operation

For EDS-powered operation, J1 needs a jumper on the pins [2-3], and J2 needs a jumper on the VDDIO pins [2-3] as shown in [Figure 3-1](#).

2.3.2 External-Powered Operation

For external-powered operation, J1 needs a jumper on pins [1-2], while J2 needs a jumper on either 2.5V pins [1-2] or VDDIO pins [2-3]. An external 3.3V power source should be connected to TP1.

2.4 CLOCK

The EVB-LAN8841 utilizes a 25 MHz crystal to generate input reference clock for the LAN8841 device. Refer to [Figure A-3](#) for details.

2.5 RESET CIRCUIT

2.5.1 Power-On Reset—EDS Reset

The SAMA5D3-EDS can provide the LAN8841 Reset when a jumper is placed on EVB-LAN8841, J4 pins [1-2] (EDS Reset).

2.5.2 Manual Reset

The EVB-LAN8841 SW1 can be pressed and released to provide LAN8841 Reset after device power-up. The EVB-LAN8841 J4 must have a jumper between pins [2-3] (Reset) to utilize this manual Reset.

2.6 USING THE EVB-LAN8841


2.6.1 With SAMA5D3-EDS

The EVB-LAN8841 directly plugs into a mating Microchip host controller or processor board, such as the SAMA5D3-EDS, that can deliver full power and provide full register access and configuration via MDIO/MDC bus management.

Together, the EVB-LAN8841 and the SAMA5D3-EDS enable 10/100/1000 Mbps Ethernet traffic through RGMII and the PHY port of the EVB-LAN8841 device, with the RGMII port connecting to the SAMA5D3 processor and the PHY port connecting via copper Ethernet cable (CAT-5 UTP or better) to external Ethernet devices.

All LAN8841 registers are accessible via MDIO/MDC bus management from the SAMA5D3-EDS board, enabling full evaluation and firmware for all LAN8841 features. MDIO/MDC pins are also available for external control at header J6. Refer to the SAMA5D3 Ethernet Development System Board User's Guide. [Figure 2-1](#) shows the EVB-LAN8841 connected to the SAMA5D3-EDS board.

FIGURE 2-1: EVB-LAN8841 AND SAMA5D3-EDS BOARD (TOP VIEW)



Note: It is important to note that if RGMII is used with the SAMA5D3-EDS, the EVB-LAN8841 must be configured so that the R43 resistor is DNP.

2.6.2 With EVB-LAN7801-EDS and EVB-LAN7431-EDS

To work with EVB-LAN7801-EDS and EVB-LAN7431-EDS with the EVB-LAN8841, a specific EEPROM image for LAN7801/LAN7431 should be programmed onto the EVB baseboard. This is necessary to ensure that RGMII TXC and RXC delays settings are appropriately configured, and the 125 MHz clock source is enabled internal to the LAN7801/LAN7431.

A `readme` file that describes the detailed configuration and the binary files used to program the EEPROM on the bridge boards are available on the EVB-LAN8841 evaluation board product page.


NOTES:

Chapter 3. Hardware Configuration

3.1 HARDWARE CONFIGURATION OPTIONS

Figure 3-1 shows the top view of the EVB-LAN8841.

FIGURE 3-1: EVB-LAN8841 TOP VIEW WITH CALLOUTS



3.2 PHY PORT

PHY port (J3) supports 10BASE-T/100BASE-TX/1000BASE-T with both auto-negotiation enabled and Auto-MDI/MDI-X enabled as the power-up defaults.

3.3 TEST POINTS

Table 3-1 lists the test points on the EVB-LAN8841:

TABLE 3-1: TEST POINTS

Test Point	Description
TP1	3V3
TP2	GND
TP3	GND
TP4	VDDIO
TP5	VDD
TP6	VDDAL
TP7	VDDAH
TP8	GND
TP9	GND

3.4 CONNECTORS

Table 3-2 lists the connectors on the EVB-LAN8841:

TABLE 3-2: CONNECTORS

Connector Reference Designator	Function	Options
J1	VDDIO Source Selection	Shunt pins [1-2]: External VDDIO applied on TP1. Shunt pins [2-3]: VDDIO comes from MAC (EDS).
J2	VDDIO Voltage Selection	Shunt pins [1-2]: VDDIO is from MAC. Shunt pins [3-4]: VDDIO is 3.3V. Shunt pins [5-6]: VDDIO is 1.8V/2.5V.
J3	Ethernet RJ45 Connector	N/A
J4	Reset Select	Shunt pins [1-2]: Reset comes from MAC (EDS) device. Shunt pins [2-3]: Reset comes from local reset button (SW1).
J5	Board to Board Connector	N/A
J6	MDIO Probe Header	For probe only. Do not connect shunt across any pins on J6. Pin 1: MDC Pin 2: GND Pin 3: MDIO
J7	RXD4 Header	In RGMII mode, this pin must remain open. In GMII mode, these pins must be shunted.

TABLE 3-2: CONNECTORS (CONTINUED)

Connector Reference Designator	Function	Options
J8	GPIO Test Reference	GPIO/IEEE1588 (PTP) Reference Pins. These GPIOs are pin-shared with unused LED pins. These GPIOs can be configured as a PTP Reference Clock Input, a PTP Reference Clock Output or a GPIO depending on register settings. Pin 1: GPIO2 Pin 3: GPIO3 Pin 5: GPIO4 Do not connect a shunt between J8 pins.
JP1	1.8V/2.5V VDDIO Select	Open: VDDIO is 2.5V. Closed: VDDIO is 1.8V.
JP2	RGMII/GMII Configuration Strap	Open: LAN8841 in RGMII mode Closed: LAN8841 in GMII/MII mode

NOTES:

Chapter 4. PTP4L Demo Using EVB-LAN8841

4.1 CONNECTION SETUP


4.1.1 PTP Demo Board Configuration

Note: The LAN8841 and LAN7431 (EDS) are used together in this demo. Specific steps or settings are slightly different if a different EDS platform is used.

To configure the PTP demo board:

1. Verify the straps on LAN7431:
 - Jumpers J5, J9, J10 (shunt pins 1-2, hence VARIO = 3.3V) and J11 are mounted.
 - Middle jumper of J16 is mounted.

FIGURE 4-1: LAN7431 STRAPS




2. Verify straps on LAN8841:
 - Jumpers J1 (shunt pins 2-3), J2 (shunt pins 3-4) and J4 (shunt pins 1-2) are mounted.

The image shows a Microchip EVB-LAN8841 evaluation board. It is a green printed circuit board (PCB) populated with various electronic components. Key features include:

- Microchip LAN8841:** The central integrated circuit (IC) is the LAN8841, a 10/100 Ethernet PHY.
- Power Management:** Includes a VDDIO Source (J1), VDDIO REG SEL (JP1), and a RESET Sel (J4) with an OnBoard Reset button (SW1).
- Connectors:** Features a "3V3" connector (J1), a "Reset" connector (J4), and an "EXT MGMT CTRL" connector (J6).
- Test Points:** Numerous test points are labeled, including TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, and TP10.
- Components:** The board includes various passive components like resistors (R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100) and capacitors (C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100).
- Labeling:** The board is labeled with "MICROCHIP" and "EVB-LAN8841". A QR code is visible on the right side, with the text "TRIAD M394620040" below it.

FIGURE 4-3: CONNECTING EVB-LAN8841 TO EVB-LAN7431



4. Connect the LAN7431 to a host computer's PCIe bus using a PCIe extension cable (Figure 4-4).

FIGURE 4-4: PCIe® EXTENSION CABLE



4.1.2 Calnex Paragon-X Connections

1. Connect to the EVB J8 header's pin 1 (GPIO2) to the Upper AUX port on the front panel of the Paragon-X using the Paragon-X supplied cable (black BNC) (Figure 4-5).

FIGURE 4-5: CALNEX-SUPPLIED CABLE




The black BNC coaxial connector can be adapted to the 0.100 stake header J8.1 using a female BNC-Microclip adapter (see [Figure 4-6](#)).

FIGURE 4-6: FEMALE BNC-MICROCLIP ADAPTER




The TP3 GND test point can be connected to the BNC cable's outer shield (black clip of the BNC-Microclip). See [Figure 4-7](#) for pictures of the J8 signal header and the GND test point.

FIGURE 4-7: J8 SIGNAL HEADER AND GND TEST POINT



2. Connect the EVB-LAN8841 RJ45 port to the Paragon-X Ethernet Port 1 (see [Figure 4-8](#)).

FIGURE 4-8: PARAGON-X




Note: Use a short CAT5e (<1.5m) to use the same compensation values and measure approximately the same path delays as shown in the example in **Section 4.7 “Confirming Offset from Master in PTP4L”**.

4.1.3 Verifying Control of Paragon


1. Connect a PC/laptop to the Paragon-X “PC Controller” port with an RJ45 cable.
2. Launch the Paragon-X application on your computer. Click **Connect** in the **Instrument** tab to pair with the Paragon-X. Enter the Paragon-X IP address observed on its control display when prompted (see [Figure 4-9](#)).

FIGURE 4-9: PARAGON-X APPLICATION VIEW



3. Set the computer's IP address to a number that is within the same subnet as the Paragon-X IP address (or vice versa).
4. Issue a ping command from your computer to the Paragon-X to confirm that the devices are communicating over the control port. Replies indicate that the command works. (See [Figure 4-10](#).)


FIGURE 4-10: PARAGON-X DISPLAY PORT AND COMMAND PROMPT



4.2 CUSTOM DRIVER INSTALLATION

1. Extract the custom driver source code from the zip file provided by Microchip at: https://github.com/microchip-ung/lan883x_lan884x_linux

FIGURE 4-11: DRIVER SOURCE CODE GITHUB LINK



2. After extracting the source code, copy the files to their default path within the Kernel that is used. (It is recommend to use 6.3-rc1 because it is where most of this demo was tested.)

a) Copy and overwrite.

```
net-next-6.3-rc1/drivers/net/ethernet/microchip/lan743x_main.h
```

b) Copy and overwrite.

```
net-next-6.3-rc1/drivers/net/ethernet/microchip/lan743x_main.c
```

c) Copy and overwrite.

```
net-next-6.3-rc1/include/linux/micrel_phy.h
```

d) Copy and overwrite.

```
net-next-6.3-rc1/drivers/net/phy/micrel.c
```

3. Compile drivers at the root of the Linux source tree.

a) `make drivers/net/ethernet/microchip/lan743x.ko`

b) `make drivers/net/phy/micrel.ko`

Note: Errors should not be seen.

4. Unload the existing drivers.

a) `sudo rmmod lan743x`

b) `sudo rmmod micrel`

Note: Micrel module may not be loaded at default.

5. Load the new drivers in order.

- a) `sudo insmod drivers/net/phy/micrel.ko`
- b) `sudo insmod drivers/net/ethernet/microchip/lan743x.ko`

Note: Rebooting the PC loads the original in-kernel drivers. Hence, after reboot, repeat steps 4 and 5.

6. To see the driver kernel log, open a separate terminal window then run `sudo dmesg` to see if the drivers are loaded correctly, as well as the status of link up/link down, speed, duplex, and more. Manufacturer and device name could vary. (See [Figure 4-12](#).)

Note: For every new driver patch, all the steps in **Section 4.2 “Custom Driver Installation”** should be followed.

FIGURE 4-12: DMESG LOG


```
[61453.898280] lan743x 0000:02:00:00 enp2s0: Link is Down
[61459.002576] lan743x 0000:02:00:00 enp2s0: Link is Up - 1Gbps/Full - flow control rx/tx
[61656.150086] lan743x 0000:02:00:00 enp2s0: ptp clock unregister
[61656.150111] lan743x 0000:02:00:00 enp2s0: Link is Down
[61760.576892] micrel: module verification failed: signature and/or required key missing - tainting kernel
[61780.706404] lan743x 0000:02:00:00 (unnamed net_device) (uninitialized): PCI: Vendor ID = 0x1055, Device ID = 0x7431
[61780.706458] lan743x 0000:02:00:00 (unnamed net_device) (uninitialized): ID_REV = 0x74310011, FPGA_REV = 0.0
[61780.906587] lan743x 0000:02:00:00 (unnamed net_device) (uninitialized): MAC address set to 00:80:0f:74:31:28
[61781.000830] lan743x 0000:02:00:00 enp2s0: renamed from eth0
[61781.090818] lan743x 0000:02:00:00 enp2s0: using MSI-X interrupts, number of vectors = 6
[61781.103870] lan743x 0000:02:00:00 enp2s0: Link is Down
[61781.103875] Microchip LAN8841 Gigabit PHY pci-0000:02:00:00: attached PHY driver (mii_bus:phy_addr=pcl-0000:02:00:00:03, irq=38)
[61781.104284] lan743x 0000:02:00:00 enp2s0: successfully registered ptp clock
[61783.883655] lan743x 0000:02:00:00 enp2s0: Link is Up - 1Gbps/Full - flow control rx/tx
[61783.983693] IPv6: ADDRCONF(NETDEV_CHANGE): enp2s0: link becomes ready
```

4.3 CALNEX PTP MASTER SETUP

Only the settings that are required to change are shown in the following. In the Paragon-X Control GUI for the Calnex, configure the following:


1. Select the “Operation Mode” option and change the operating mode to “1588v2” and enable the “Master/Slave Emulation” check box as in [Figure 4-13](#).

FIGURE 4-13: OPERATING MODE




2. Select the “Setup Interface” option to set up the interface settings. This opens the Setup Interface window.
 - a) In the **Ethernet** tab, select “1GbE” port speed and “RJ45” interface. Ensure that the “Auto Negotiate” check box is enabled and that “Preferred” is selected along with both ports chosen as “Master”. (See [Figure 4-14.](#))

FIGURE 4-14: SETUP INTERFACE>ETHERNET




- b) In the **Measurement Ports** tab, set the threshold voltage to 1.6V. Ensure that the “Termination” field is set to “50 Ohm” and the “E1 Wander Measurement Port” is set to “BNC”. (See [Figure 4-15.](#))

FIGURE 4-15: SETUP INTERFACE>MEASUREMENTS PORTS



- From the “Master/Slave Emulation” option, set the “Device Configuration” to “Master + Slave” and “Test Configuration” to “Slave test” (to test DUT as a slave). Make sure the “Capture” field is set to “Master”. (See [Figure 4-16](#).)


FIGURE 4-16: MASTER/SLAVE EMULATION OPTION



- Click the **Configure** button in [Figure 4-16](#) to view the Master Setup window ([Figure 4-17](#)). At the top of the window, change the test profile to “1588-2008 Profile” as highlighted in [Figure 4-17](#).


5. Configure the Master.
 - a) In the “General Settings” section, set “Encapsulation” to “Ethernet” and “Delay Mechanism” to “End-to-end”.

FIGURE 4-17: MASTER SETUP WINDOW




- b) In the “Multicast/Unicast” section, enable the “Enable multicast”, “Announce”, “Sync”, and “Del-Resp” check boxes. Ensure that the packet rates match. (See Figure 4-18.)

FIGURE 4-18: MASTER SETUP>MULTICAST/UNICAST



- c) Keep the configurations in the “Common Header” and “Announce Message” sections at default.
6. From the “Measurements” option, select the “1pps Time Error (Absolute)” setting. (See Figure 4-19.)


FIGURE 4-19: MEASUREMENTS WINDOW



Note: Before clicking the play button, enter the delay compensation for the 1PPS measurement cable (BNC cable). Paragon-X recommends ~5 nanoseconds/meter of BNC.

- Return to the “Master/Slave Emulation” setup panel and start the Master emulation by clicking the green play button as shown in [Figure 4-20](#). It turns red after clicking it.

FIGURE 4-20: STARTING MASTER EMULATION



4.4 CONFIGURING THE PTP PORT AND PTP APPLICATION

1. Write a static configuration file out to specify the 1588 clock setup. In the `ptp_cfg` file in [Example 4-1](#), the `[enp2s0]` designation refers to how the device enumerates in your console. A `dmesg` log highlights this relationship.

EXAMPLE 4-1: PTP_CFG FILE AND DMESG CONSOLE OUTPUT



The screenshot shows a Notepad window titled "ptp_cfg - Notepad" with the following content:

```
[global]
delay_mechanism E2E
network_transport L2
time_stamping hardware
step_threshold 0.000001
twoStepFlag 0
first_step_threshold 0.000001
clock_type OC
logAnnounceInterval 0
logSyncInterval -4
logMinDelayReqInterval -4
clockClass 248
clockAccuracy 254
slaveOnly 1
socket_priority 0
tx_timestamp_timeout 1000
boundary_clock_jbod 0
ingressLatency 400
egressLatency 0

delay_filter      moving_median
clock_servo       pi
delay_filter_length 10
[enp2s0]
```

The terminal window shows the following dmesg output:

```
[61453.898280] lan743x 0000:02:00.0 enp2s0: Link is Down
[61459.002576] lan743x 0000:02:00.0 enp2s0: Link is Up - 1Gbps/Full - flow
[61656.150086] lan743x 0000:02:00.0 enp2s0: ptp clock unregister
[61656.150111] lan743x 0000:02:00.0 enp2s0: Link is Down
[61760.576892] micrel: module verification failed: signature and/or require
[61780.706404] lan743x 0000:02:00.0 (unnamed net_device) (uninitialized): f
[61780.706458] lan743x 0000:02:00.0 (unnamed net_device) (uninitialized): f
[61780.906587] lan743x 0000:02:00.0 (unnamed net_device) (uninitialized): f
[61781.060830] lan743x 0000:02:00.0 enp2s0: renamed from eth0
[61781.096018] lan743x 0000:02:00.0 enp2s0: using MSI-X interrupts, number o
[61781.103870] lan743x 0000:02:00.0 enp2s0: Link is Down
[61781.103875] Microchip LAN8841 Gigabit PHY pci-0000:02:00.0:03: attached
[61781.104284] lan743x 0000:02:00.0 enp2s0: successfully registered ptp clc
[61783.883655] lan743x 0000:02:00.0 enp2s0: Link is Up - 1Gbps/Full - flow
[61783.883693] IPv6: ADDRCONF(NETDEV_CHANGE): enp2s0: link becomes ready
```

Note 1: In this example, the device under test (DUT) enumerates as whatever NIC-capable device is the nearest connection in the system. In this case, a system with the LAN8841 plugs into a LAN7431 bridge card, which then connects to the host computer. Since the LAN7431 is the closest to the PC, it is the device where the commands are issued.

2: The ingress value may need to be adjusted slightly for a perfectly centered PPS signal.

2. Set the IP address of the enumerated device.

```
# sudo ip addr add dev enp2s0 192.168.10.1/24
```
3. Configure the device as an uplink.

```
# sudo ip link set enp2s0 up
```
4. Check the link status. The device should display the set IP and indicate an uplink. (See [Figure 4-21](#).)

```
# ifconfig
```

Note: Ensure that the 1G link is always connected and the link remains up. If the link drops during testing, then the 1PPS output disappears and cannot be re-enabled. (A PC restart would be required.)

FIGURE 4-21: IFCONFIG OUTPUT

```
inet6 fe80::94ed:37de:d707:2085 prefixlen 64 scopeid 0x20<link>
ether 90:b1:1c:99:e4:df txqueuelen 1000 (Ethernet)
RX packets 153288 bytes 77065517 (77.0 MB)
RX errors 0 dropped 0 overruns 0 frame 0
TX packets 49344 bytes 9154123 (9.1 MB)
TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
device interrupt 20 memory 0xf7d00000-f7d20000

enp2s0: flags=4163<UP,BROADCAST,RUNNING,MULTICAST> mtu 1500
    inet 192.168.10.1 netmask 255.255.255.0 broadcast 0.0.0.0
    ether 00:80:0f:74:31:28 txqueuelen 1000 (Ethernet)
    RX packets 91140 bytes 6236022 (6.2 MB)
    RX errors 0 dropped 93 overruns 0 frame 0
    TX packets 45806 bytes 3105527 (3.1 MB)
    TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0

lo: flags=73<UP,LOOPBACK,RUNNING> mtu 65536
    inet 127.0.0.1 netmask 255.0.0.0
    inet6 ::1 prefixlen 128 scopeid 0x10<host>
    loop txqueuelen 1000 (Local Loopback)
    RX packets 13681 bytes 2043281 (2.0 MB)
    RX errors 0 dropped 0 overruns 0 frame 0
    TX packets 13681 bytes 2043281 (2.0 MB)
    TX errors 0 dropped 0 overruns 0 carrier 0 collisions 0
```

4.5 ENABLING THE 1PPS TIMING OUTPUT FROM LAN8841

1. Use ethtool to identify the PTP Hardware Clock (PHC) ID (see Figure 4-22). Note that this number can vary and could be 1, 2, 3, and so on.

```
# sudo ethtool -T enp2s0
```

FIGURE 4-22: PHC ID

```
michael@michael-OptiPlex-9010:~$ sudo ethtool -T enp2s0
[sudo] password for michael:
Time stamping parameters for enp2s0:
Capabilities:
    hardware-transmit
    hardware-receive
    hardware-raw-clock
    PTP Hardware Clock: 1
Hardware Transmit Timestamp Modes:
    off
    on
    onestep-sync
Hardware Receive Filter Modes:
    none
    ptpv1-l4-event
    ptpv2-l4-event
    ptpv2-l2-event
    ptpv2-event
```

2. Starting from the Kernel root, navigate to the directory `/tools/testing/selftests/ptp`.
3. Compile the testptp application.

```
# sudo make
```
4. Check for the testptp object (see Figure 4-23).

FIGURE 4-23: TESTPTP OBJECT

```
michael@michael-OptiPlex-9010:~/Downloads/linux-5.15.63/tools/testing/selftests/ptp$ ls
Makefile phc.sh testptp testptp.c testptp.mk
```

5. Navigate back to the root of the kernel directory and enable the 1PPS GPIO pin with the testptp object. (If the PHC ID is 1, then the active PHC is ptp1. The ID can be any number.)


```
# sudo tools/testing/selftests/ptp/testptp -d /dev/ptp1 -L 2,2
6. Set the duty cycle and pulse width for the 1PPS signal.
# sudo tools/testing/selftests/ptp/testptp -d /dev/ptp1 -p 1000000000
-w 200000000
```

4.6 STARTING PTP4L

1. Run the EVB-LAN8841 as a PTP follower node with the following command (see [Figure 4-24](#)):

```
# sudo ptp4l -msf ptp_cfg
```


FIGURE 4-24: PTP4L OUTPUT



```
ptp4l[13392.296]: rms 2 max 3 freq -8237 +/- 3 delay 7024 +/- 0
ptp4l[13393.296]: rms 2 max 4 freq -8236 +/- 4 delay 7024 +/- 1
ptp4l[13394.296]: rms 3 max 5 freq -8240 +/- 4 delay 7024 +/- 1
ptp4l[13395.296]: rms 2 max 4 freq -8235 +/- 2 delay 7025 +/- 0
ptp4l[13396.296]: rms 2 max 3 freq -8238 +/- 2 delay 7024 +/- 0
ptp4l[13397.296]: rms 2 max 4 freq -8235 +/- 2 delay 7024 +/- 1
ptp4l[13398.296]: rms 2 max 3 freq -8233 +/- 2 delay 7024 +/- 1
ptp4l[13399.296]: rms 2 max 3 freq -8235 +/- 3 delay 7024 +/- 0
ptp4l[13400.296]: rms 2 max 5 freq -8230 +/- 3 delay 7024 +/- 0
ptp4l[13401.296]: rms 2 max 3 freq -8232 +/- 3 delay 7023 +/- 0
ptp4l[13402.296]: rms 2 max 3 freq -8234 +/- 2 delay 7024 +/- 0
ptp4l[13403.296]: rms 1 max 3 freq -8233 +/- 2 delay 7024 +/- 0
ptp4l[13404.296]: rms 2 max 4 freq -8231 +/- 3 delay 7024 +/- 0
ptp4l[13405.296]: rms 1 max 3 freq -8232 +/- 2 delay 7024 +/- 0
ptp4l[13406.296]: rms 2 max 3 freq -8234 +/- 3 delay 7024 +/- 1
Sptp4l[13407.296]: rms 1 max 3 freq -8233 +/- 2 delay 7023 +/- 1
ptp4l[13408.296]: rms 3 max 5 freq -8228 +/- 3 delay 7023 +/- 0
ptp4l[13409.296]: rms 1 max 2 freq -8229 +/- 2 delay 7024 +/- 1
ptp4l[13410.296]: rms 2 max 3 freq -8228 +/- 2 delay 7024 +/- 1
ptp4l[13411.296]: rms 2 max 4 freq -8231 +/- 3 delay 7024 +/- 0
ptp4l[13412.296]: rms 2 max 3 freq -8232 +/- 2 delay 7024 +/- 1
ptp4l[13413.296]: rms 2 max 5 freq -8228 +/- 4 delay 7024 +/- 0
```

2. Select *Flow>Capture Packets* to perform a dummy capture of PTP packets.
3. Check that there are “Good” PTP packets and the 1PPS output from DUT is valid at the Paragon-X PTP Master. See [Figure 4-25](#).

FIGURE 4-25: PARAGON-X STATUS



Note: Circled states indicate valid PTP traffic flow and valid 1PPS input to the Calnex front panels.

Note: Allow 10 minutes for the oscillator to warm completely and for the PTP4L software delay filter to settle.

The PTP4L output message format is:

```
ptp4l[message timestamp in seconds]
rms: time offset in nanoseconds, root-mean-squared max:
maximum (worst-case) time offset, in nanoseconds freq:
frequency offset, in part-per-billion with  $\pm$  tolerance delay:
path delay, in nanoseconds with  $\pm$  tolerance
```

The path delay increases with CAT5e cable length and will include the intrinsic path delay of Paragon test equipment. Paragon-X intrinsic delay is approximately 6.7 microseconds.

4.7 CONFIRMING OFFSET FROM MASTER IN PTP4L

1. Leave the PTP4L application running, and open a new terminal.
2. Check PTP4L statistics with the following command:

```
# pmc -u -b 0 'GET CURRENT_DATA_SET'
```

The output appears as follows:


```
sending: GET CURRENT_DATA_SET
06823a.ffff.8caa74-0 seq 0 RESPONSE MANAGEMENT CURRENT_DATA_SET
stepsRemoved      1
offsetFromMaster  0.0
meanPathDelay     6721.0
```

Note: The offsetFromMaster is the key performance metric reported by the PTP4L application. It drifts within a peak-to-peak range of ± 8 nanoseconds.

4.8 PERFORMING 1588 1PPS MEASUREMENTS USING PARAGON-X


1. Select **Start Capture**. Two-way (Sync + Delay_req/Delay_resp) messages should be scrolling in the Paragon-X Capture window, as shown in the upper-right tile of [Figure 4-26](#).

FIGURE 4-26: PARAGON-X CAPTURE WINDOW MESSAGES




2. Select "CAPTURE - 1pps/GP" in the "Graph Context" field when the time error graph appears. See [Figure 4-27](#).

FIGURE 4-27: GRAPH CONTEXT FIELD




3. Select **Graph** in the lower right-hand corner of the same screen, and then select **Calnex Analysis Tool (1PPS)**. See [Figure 4-28](#).

FIGURE 4-28: SELECTING CALNEX ANALYSIS TOOL (1PPS)




4. Once the CAT application finishes loading, click **View Results**. The Time Error dynamic plot appears.
5. Set the “Dynamic TE Limit +/-” field to the minimum allowable value (± 0.01 microseconds) and click **Apply**. See [Figure 4-29](#).

FIGURE 4-29: DYNAMIC TE LIMIT




6. Allow sufficient time to capture the number of 1588 packet as well as 1PPS measurements for your desired observation interval. Once the desired interval has elapsed, return to the main Paragon-X window and click **Stop Capture**. See [Figure 4-30](#).

FIGURE 4-30: STOP CAPTURE



7. Once capture has stopped, zoom to the desired observation window as shown in the lower right-hand circle in [Figure 4-31](#).

FIGURE 4-31: SETTING AN OBSERVATION WINDOW



Note: A typical observation window for 1588-related performance metrics is 1000 seconds. The graphing toolbar allows zoom-to-range and ensures the x-axis plot of the TE metric matches the interval of calculated statistics.

The 1PPS Metric Statistics minimum/maximum has been verified to within ± 8 ns for this EVB over a 1000 second observation window, which can be verified in the Metric Statistics reported in the above window. (The Dynamic TE Limit resolution limitation is ± 10 ns.)

8. As desired, the average time error tab can be selected to dynamically view cTE calculations. Refer to [Figure 4-32](#) and [Figure 4-33](#). (This chart updates every 60 seconds, by default, and continues to draw updated cTE calculations in the x-dimension via the purple line.)

FIGURE 4-32: AVERAGE TIME ERROR (CTE)





FIGURE 4-33: AVERAGE TIME ERROR (CTE) AFTER ELAPSED TIME



NOTES:

Appendix A. Schematics

A.1 INTRODUCTION

This appendix shows the EVB-LAN8841 schematic.

FIGURE A-1: EVB-LAN8841 SCHEMATIC 1




FIGURE A-2: EVB-LAN8841 SCHEMATIC 2





FIGURE A-3: EVB-LAN8841 SCHEMATIC 3





EVB-LAN8841 EVALUATION BOARD USER'S GUIDE

Appendix B. Bill of Materials

B.1 INTRODUCTION

This appendix contains the EVB-LAN8841 Bill of Materials (BOM).

TABLE B-1: EVB-LAN8841 BILL OF MATERIALS

Item	Qty	Designator	Description	Populated	Manufacturer	Manufacturer Part Number
1	5	C1, C2, C7, C12, C35	CAP CER 4.7uF 10V 10% X5R SMD 0603	YES	Yageo	CC0603MRX5R5BB475
2	18	C3, C8, C11, C14, C16, C17, C18, C20, C21, C22, C23, C24, C25, C26, C27, C28, C32, C38	CAP CER 0.1uF 50V 10% X7R SMD 0402	YES	TDK Corporation	C1005X7R1H104K050BB
3	2	C4, C5	CAP CER 470pF 25V 5% NP0 SMD 0603	YES	AVX	06033A471JAT2A
4	4	C6, C9, C10, C13	CAP TANT 10uF 20V 10% 2.1Ohm SMD B	YES	AVX	06036D106MAT2A
5	1	C29	CAP CER 10000pF 16V 10% X7R SMD 0402	YES	KEMET	C0402C103K4RACTU
6	2	C31, C34	CAP CER 15pF 50V 5% NP0 SMD 0402	YES	Johanson Technology Inc	500R07S150JV4T
7	1	C37	CAP CER 1uF 16V 10% X5R SMD 0603	YES	AVX	0603YD105KAT2A
8	1	D1	DIO LED GREEN 2V 30mA 35mcd Clear SMD 0603	YES	Lite-On Inc	LTST-C191KGKT
9	1	D2	DIO RECT MMBD914LT1G 1V 10mA 100V SMD SOT-23-3	YES	ON Semiconductor	MMBD914LT1G
10	1	D3	DIO RED 2V 20mA 54mcd CLEAR SMD 0603	YES	Lite-On Inc.	LTST-C191KRKT
11	7	FB1, FB2, FB3, FB4, FB5, FB6, FB7	FERRITE 500mA 220R SMD 0603	YES	Murata Electronics North America	BLM18AG221SN1D
12	3	J1, J4, J6	CON HDR-2.54 Male 1x3 Gold 5.84MH TH VERT	YES	FCI	68000-103HLF
13	1	J2	CON HDR-2.54 Male 2x3 Gold 5.84MH TH VERT	YES	Samtec	TSW-103-07-S-D
14	1	J3	CONN MAGJACK 1PORT 1000 BASE-T	YES	Pulse Electronics Network	JD1-0001NL
15	1	J5	CON STRIP High Speed Stacker 5mm Male 2x50 SMD VERT	YES	Samtec	QTS-050-01-L-D-A-GP
16	1	J7, JP1, JP2	CON HDR-2.54 Male 1x2 Gold 5.84MH TH VERT	YES	Würth Electronics Inc.	61300211121
17	1	J8	CON HDR-2.54 Male 2x3 Tin 5.84MH TH VERT	YES	FCI	67996-406HLF
18	2	R1, R2	RES TKF 10k 1% 1/10W SMD 0603	YES	Panasonic	ERJ-3EKF1002V
19	1	R3	RES TKF 348k 1/10W 1% SMD 0603	YES	Stackpole Electronics Inc	RMCF0603FT348K
20	1	R4	RES TKF 274K 1% 1/10W SMD 0603	YES	Panasonic	ERJ-3EKF2743V
21	2	R5, R23	RES TKF 330R 5% 1/10W SMD 0603	YES	Stackpole Electronics Inc	RMCF0603JT330R
22	8	R7, R9, R20, R30, R48, R53, R55, R61	RES TKF 10k 5% 1/10W SMD 0603	YES	Panasonic	ERJ-3GEYJ103V
23	13	R10, R11, R12, R13, R14, R15, R43, R44, R45, R46, R47, R50, R63	RES TKF 22R 1% 1/20W SMD 0402	YES	Panasonic	ERJ-2RKF22R0X
24	11	R16, R26, R29, R33, R35, R39, R41, R54, R58, R60, R65	RES TKF 1k 5% 1/10W SMD 0603	YES	Panasonic	ERJ-3GEYJ102V
25	8	R18, R21, R51, R52, R68, R69, R70, R71	RES TKF 0R 1/16W SMD 0402	YES	Yageo	RC0402JR-070RL

TABLE B-1: EVB-LAN8841 BILL OF MATERIALS (CONTINUED)

Item	Qty	Designator	Description	Populated	Manufacturer	Manufacturer Part Number
26	1	R22	RES TKF 0R 1/10W SMD 0603	YES	Panasonic	ERJ-3GSY0R00V
27	1	R25	RES TKF 100k 1% 1/10W SMD 0603	YES	Stackpole Electronics Inc	RMCF0603FT100K
28	1	R27	RES TKF 8.2k 1% 1/10W SMD 0603	YES	Panasonic	ERJ-3EKF8201V
29	1	R42	RES TKF 6.04k 1% 1/10W SMD 0603	YES	Vishay/Dale	CRCW06036K04FKEA
30	1	SW1	SWITCH TACT SPST-NO 16V 0.05A PTS810 SMD	YES	C&K Components	PTS810 SJM 250 SMTR LFS
31	7	TP1	CON HDR-2.54 Male 1x1 Gold 5.84MH TH VERT	YES	TE Connectivity	5-146280-1
32	2	TP3	CON TP LOOP Black TH	YES	Keystone	5011
33	1	U1	MCHP ANALOG LDO ADJ MIC5207YM5 SOT-23-5	YES	Microchip	MIC5207YM5-TR
34	1	U2	MCHP ANALOG SWITCHER Buck 0.6V to 3.6V MIC33153YHJ-TR VFDFN-14	YES	Microchip	MIC33153YHJ-TR
35	1	U3	MCHP INTERFACE ETHERNET LAN8841 QFN-64	YES	Microchip	LAN8841/Q2A
36	1	Y1	MCHP CRYSTAL 25Mhz +/-20ppm 10pF SMD L3.2W2.5H0.8	YES	Microchip	VXM7-9032-25M0000000

NOTES:

NOTES:

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820