



DESCRIPTION

The MP44019 is a CrM/DCM multi-mode PFC controller that provides simple and high-performance active power factor correction using minimal external components.

The device features a very low supply current. This allows the device to achieve low standby power loss. The typical no load power loss is below 50mW.

The MP44019 reduces the switching frequency using dead time extension technology under light loads. This improves light-load efficiency.

The device achieves lower total harmonic distortion (THD) due to variable on time control in discontinuous conduction mode (DCM), when compared to conventional constant on time (COT) control.

Multi-protection functionality largely enhances the safety and reliability of the system. The MP44019 feature over-voltage protection (OVP), second OVP (OVP2), an over-current limit (OCL), over-current protection (OCP), under-voltage protection (UVP), brown-in (BI) and brownout (BO), VCC under-voltage lockout (UVLO), and over-temperature protection (OTP).

The MP44019 is available in an SOIC-8 package.

FEATURES


- Valley Turn On for Minimum Switching Loss
- Frequency Reduction to Reduce Switching Loss Under Light-Load Conditions
- Low Supply Current in Burst Mode
- Soft-On/Off Burst for Low Audible Noise
- Mains Compensation
- Improved THD
- Under-Voltage Protection (UVP)
- Over-Current Limit (OCL)
- Over-Current Protection (OCP)
- Over-Voltage Protection (OVP)
- Second Over-Voltage Protection (OVP2)
- Brown-In (BI) and Brownout (BO)
- Over-Temperature Protection (OTP)
- Open/Short Pin Protection
- Soft Start-Up
- Enhanced Dynamic Response
- Available in an SOIC-8 Package

APPLICATIONS

- LCD and OLED TVs
- Desktop PCs and Servers
- High-Power Supplies for Lighting
- AC/DC Adapters, Open-Frame SMPSs
- Video Game Consoles

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MP44019GS	SOIC-8	See Below	2


*For Tape & Reel, add suffix –Z (e.g. MP44019GS–Z).

TOP MARKING

MP44019
LLLLLLLLL
MPSYWW

MP44019: Part number
 LLLLLLLL: Lot number
 MPS: MPS prefix
 Y: Year code
 WW: Week code

PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	FB	Output voltage sense. The FB pin senses the output voltage through a resistor divider, and compares the sensed voltage to the reference voltage (V_{REF}) (typically 2.5V). This allows the output voltage to be regulated. FB also integrates under-voltage protection (UVP) and over-voltage protection (OVP), described below: UVP: Pull the FB pin below 0.36V for a blanking time (t_{BL_UVP}) of 55μs to shut down the IC, or pull COMP down for the IC to enter low-supply current mode. OVP: If the FB voltage (V_{FB}) exceeds V_{FB_OVP} (typically 2.7V) for a blanking time (t_{BL_OVP}) of 22μs, the IC stops switching. The IC resumes switching when V_{FB} drops back to 2.62V.
2	COMP	Error amplifier output. The compensation network is connected between the COMP pin and GND. If the internal COMP voltage (V_{COMPI}) drops below V_{COMPI_BOFF} (typically 60mV), switching stops with five soft-off pulses. As V_{COMPI} ramps up to V_{COMPI_BON} (typically 120mV), switching resumes after five soft-on pulses.
3	MAINSIN	Mains voltage sense. MAINSIN is connected to the capacitor just after the rectifier bridge. The rectifier voltage is scaled down by a resistor divider connected to MAINSIN. The voltage on MAINSIN provides brown-in and brownout functions, and provides feed-forward compensation for the COMP voltage. If MAINSIN's peak voltage exceeds V_{MAINS_BI} (typically 1V), the device starts to switch with COMP soft start-up. If MAINSIN's peak voltage remains below V_{MAINS_BO} (typically 0.9V) for t_{BO} (typically 50ms), a brownout condition is confirmed. Then the PFC stops switching, and COMP is pulled down to 0V.
4	ZCD/CS	Combined function with current sense and zero-current detection. The CS pin provides monitoring for over-current protection (OCP) and over-current limiting (OCL). A lead-edge blanking (LEB) time ensures that the CS pin does not mistrigger OCP or OCL. OCP and OCL are described in greater detail below: OCL: If CS exceeds V_{OCL} (typically 0.5V) for an LEB time (t_{OCL_LEB}) of 300ns, the IC stops switching. OCL is cycle-by-cycle current limited. OCP: If the CS voltage exceeds V_{OCP} (typically 0.75V) for two consecutive 180μs restart switching cycles, the OCP flag is triggered, and the IC stops switching. OCP is reset by an auto-recovery timer (t_{OCP_R}) of 80ms, or by a brown-in, brownout, or VCC under-voltage lockout (UVLO) event. A leading-edge blanking time (t_{ZCD_LEB}) of 0.3μs is inserted to filter out the noise ringing on ZCD after the gate turns off. The positive voltage on ZCD must exceed V_{ZCD_H} (typically 0.75V), then drop below V_{ZCD_L} (typically 0.25V) for the next stroke. The valley switch must wait for the end of the minimum period limit time or dead time extension control. The restart timer generates a signal to turn on the MOSFET when ZCD is not detected for t_{ZCD_TO} (typically 180μs) which starts to count when switching off.
5	OVP2	Second OVP function. If OVP2 exceeds V_{FB_OVP2} (typically 2.7V) for a blanking time of t_{BL_OVP2} (typically 22μs), the IC stops switching. The IC resumes switching when OVP2 drops to $V_{FB_OVP2} - V_{FB_OVP2_HYS}$ (typically 2.6V).
6	GND	Ground.
7	GATE	Gate driver output. The high output current of the gate driver can drive the power MOSFET. If GATE is supplied with a high V_{CC}, the high-level voltage of GATE is clamped to 13V.
8	VCC	Supply voltage. VCC supplies power to the IC's signal path and the gate driver. Connect a bypass capacitor from VCC to ground to reduce noise.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply voltage (V_{CC})	-0.3V to +35V
FB, COMP, MAINSIN, CS	-0.3V to +6V
GATE	-0.3V to +14V
ZCD	-0.5V to +8V
ZCD current	-10mA to +10mA
Continuous power dissipation ($T_A = 25^\circ\text{C}$) ⁽²⁾	
SOIC-8	1.4W
Junction temperature	150°C
Lead temperature (solder)	260°C
Storage temperature	-55°C to +150°C

ESD Ratings

Human body model (HBM)	$\pm 2\text{kV}$
Charged device model (CDM)	$\pm 2\text{kV}$

Recommended Operating Conditions ⁽³⁾

Supply voltage (V_{CC})	12V to 32V
MAINSIN	0V to 4V
Maximum junction temp (T_J)	125°C

Thermal Resistance ⁽⁴⁾	θ_{JA}	θ_{JC}
SOIC-8	90	45

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by D (MAX) = $(T_J$ (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS ⁽⁵⁾

$V_{CC} = 20V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical values are tested under $25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Supply Voltage (VCC)						
Turn-on threshold	V_{CC_ON}		10.2	10.7	11.2	V
Turn-off threshold	V_{CC_OFF}		8.1	8.6	9.1	V
Hysteresis	V_{CC_HYS}		1.8	2.1	2.4	V
Supply Current						
Start-up current	$I_{STARTUP}$	$V_{CC} = 9.5V$		25	40	μA
Quiescent current	I_Q	No switch		0.18	0.25	mA
Operating current	I_{CC}	$f_{SW} = 70kHz$, $C_{LOAD} = 1nF$		2.1	3	mA
Mains Voltage Sensing (MAINSIN)						
Brown-in voltage	V_{MAINS_BI}		0.95	1	1.05	V
Brownout voltage	V_{MAINS_BO}		0.85	0.9	0.95	V
Brownout comparator hysteresis	$V_{BO(HYS)}$		0.05	0.1	0.14	V
Brownout timer	t_{BO}			50		ms
Protection current for MAINSIN open	$I_{MAINSIN_BIAS}$			20		nA
Error Amplifier						
Reference voltage	V_R		2.463	2.5	2.538	V
Transconductance	G_{M1}	$V_{FB} = 2.45V$	80	105	125	μS
	G_{M2}	$V_{FB} = 2.2V$ to $2.3V$	160	280	400	μS
	G_{M3}	$V_{FB} = 2.65V$ to $2.75V$	660	780	940	μS
Source current	$I_{SOURCE1(COMP)}$	$V_{FB} = V_{REF} - 0.3V$	40	70	100	μA
	$I_{SOURCE2(COMP)}$	$V_{FB} = V_{REF} - 0.05V$	3	5	7	μA
Sink current	$I_{SINK1(COMP)}$	$V_{FB} = V_{REF} + 0.05V$	-2.5	-4.5	-6.5	μA
	$I_{SINK2(COMP)}$	$V_{FB} = V_{REF} + 0.15V$	-25	-50	-75	μA
Feedback Inverter Pin (FB)						
UVP stop threshold	V_{FB_UVP}		0.35	0.4	0.45	V
UVP hysteresis	$V_{FB_UVP_HYS}$			0.04		V
UVP blanking time	t_{BL_UVP}		35	55	75	μs
FB start G_{M3} ⁽⁵⁾	V_{FB_SGM3}		2.56	2.6	2.64	V
FB start G_{M2} ⁽⁵⁾	V_{FB_SGM2}		2.36	2.4	2.44	V
OVP trigger threshold	V_{FB_OVP}		2.66	2.7	2.73	V
OVP hysteresis	$V_{FB_OVP_HYS}$			0.08		V
OVP blanking time	t_{BL_OVP}		15	22	32	μs
Protection current for an FB open fault	I_{FB_BIAS}	$V_{FB} = 2V$		20		nA

ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 20V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical values are tested under $25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Current Sense (ZCD/CS)						
Protection current for ZCD/CS open fault	I_{CS_BIAS}			60		nA
Over-current limit threshold	V_{OCL}		460	500	530	mV
LEB time for OCL	t_{OCL_LEB}			300		ns
Driver delay time	t_{CS_DELAY}			100		ns
Over-current protection threshold	V_{OCP}		600	750	1000	mV
Voltage difference between OCP and OCL	V_{OCP_OCL}		100	200	500	mV
LEB time for OCP	t_{OCP_LEB}			250		ns
OCP recovery time	t_{OCP_R}			80		ms
Zero-Current Detection (ZCD/CS)						
Upper clamp voltage	V_{ZCD_CLAMP}	$I_{ZCD} = 3mA$	7.2	7.8		V
Zero-current sensing threshold	V_{ZCD_H}	V_{ZCD} rising	0.6	0.75	0.9	V
	V_{ZCD_L}	V_{ZCD} falling	0.2	0.25	0.3	V
Turn-on delay after ZCD is detected	t_{ZCD_DELAY}			150		ns
ZCD timeout	t_{ZCD_TO}		130	180	250	μs
ZCD leading-edge blanking time ⁽⁵⁾	t_{ZCD_LEB}			0.3		μs
Minimum off time	t_{OFF_MINI}		1	1.4	1.9	μs
Error Amplifier Output (COMP)						
Comp voltage at max on time ⁽⁵⁾	V_{COMP_H}			3.8		V
Comp voltage at zero on time ⁽⁵⁾	V_{COMP_L}			0.8		V
Internal COMP voltage transient from CrM to DCM ⁽⁵⁾	V_{COMPI_C2D}			0.38		V
Internal COMP voltage to enter burst-off mode ⁽⁶⁾	V_{COMPI_BOFF}		30	60	90	mV
Internal COMP voltage to enter burst-on mode	V_{COMPI_BON}		95	120	150	mV
Burst hysteresis	V_{BURST_HYS}		30	60	95	mV
Soft-off burst pulse counter ⁽⁵⁾	$N_{SOFTOFF}$			5		
Soft-on burst pulse counter ⁽⁵⁾	N_{SOFTON}			5		
Maximum dead time	t_{DEAD_MAX}		19	23.5	29	μs

ELECTRICAL CHARACTERISTICS *(continued)*

$V_{CC} = 20V$, $T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical values are tested under $25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Mains Compensation						
On time	t_{ON_LL}	$V_{COMP} = 3.8V$, $MAINSIN = 1.0V$	20	24	29	μs
	t_{ON_HL}	$V_{COMP} = 3.8V$, $MAINSIN = 3.38V$	1.6	2.1	2.8	μs
Gate Driver (GATE)						
Drop voltage	R_{OH}	$I_{GDSOURCE} = 20mA$		10	16	Ω
	R_{OL}	$I_{GDSINK} = 20mA$		2.5	6	Ω
Voltage falling time	t_F			20		ns
Voltage rising time	t_R			120		ns
Max output drive voltage	V_{GATE_MAX}		11.5	13	15	V
Source current capability ⁽⁵⁾	I_{GATE_SOURCE}			-600		mA
Sink current capability ⁽⁵⁾	I_{GATE_SINK}			1		A
UVLO saturation voltage	$V_{SATURATION}$	$V_{CC} = 0V$ to V_{CC_ON} , $I_{GATE_SINK} = 10mA$			1.5	V
Second OVP (OVP2)						
OVP2 trigger threshold	V_{FB_OVP2}		2.6	2.7	2.8	V
OVP2 hysteresis	$V_{FB_OVP2_HYS}$			0.08		V
Protection current for OVP2 open fault	I_{FB2_BIAS}			-100		nA
OVP2 blanking time	t_{BL_OVP2}		17	23	32	μs
Internal OTP						
OTP threshold ⁽⁵⁾	T_{OTP}			150		$^{\circ}C$
OTP hysteresis ⁽⁵⁾	T_{OTP_HYS}			40		$^{\circ}C$







Notes:

5) Guaranteed by design.

6) $V_{COMPI} = (V_{COMP} - V_{COMP_L}) / 3$.

TYPICAL PERFORMANCE CHARACTERISTICS


$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 400V$, $T_A = 25^{\circ}C$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 400V$, $T_A = 25^{\circ}C$, unless otherwise noted.


Supply Voltage vs. Temperature




Supply Current vs. Temperature




Brown-In/Out Threshold vs. Temperature




Reference Voltage vs. Temperature



UVP and OVP Threshold vs. Temperature




OCL and OCP Voltage vs. Temperature




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 400V$, $T_A = 25^{\circ}C$, unless otherwise noted.


ZCD Threshold vs. Temperature




COMPI Burst Voltage vs. Temperature




DT Max Time vs. Temperature



On Time vs. Temperature



OVP2 Voltage vs. Temperature




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 400V$, $T_A = 25^{\circ}C$, unless otherwise noted.


Steady State

$V_{IN} = 120V_{AC}$, $P_{OUT} = 240W$




Steady State

$V_{IN} = 120V_{AC}$, $P_{OUT} = 120W$




Steady State

$V_{IN} = 230V_{AC}$, $P_{OUT} = 240W$




Steady State

$V_{IN} = 230V_{AC}$, $P_{OUT} = 120W$




Start-Up

$V_{IN} = 120V_{AC}$, $P_{OUT} = 240W$



Start-Up

$V_{IN} = 230V_{AC}$, $P_{OUT} = 240W$




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 400V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Shutdown

$V_{IN} = 120V_{AC}$, $P_{OUT} = 240W$


CH2: V_{BUS}
CH1: COMP
CH4: I_L



Shutdown

$V_{IN} = 230V_{AC}$, $P_{OUT} = 240W$


CH2: V_{BUS}
CH1: COMP
CH4: I_L



Brown-In

$P_{OUT} = 240W$


CH2: V_{BUS}
CH1: COMP
CH3: MAINSIN
CH4: I_L



Brownout

$P_{OUT} = 240W$


CH2: V_{BUS}
CH1: COMP
CH3: MAINSIN
CH4: I_L



Load Transient

$V_{IN} = 120V_{AC}$, $0W$ to $240W$


CH2: V_{BUS}
CH1: COMP
CH4: I_L



Load Transient

$V_{IN} = 230V_{AC}$, $0W$ to $240W$

CH2: V_{BUS}
CH1: COMP
CH4: I_L



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP44019 is designed to provide simple, high-performance active power factor correction (PFC) using minimal external components. CrM/DCM multi-mode allows the MP44019 to operate in transitional modes under heavy loads. Multi-mode allows the device to convert seamlessly into discontinuous conduction mode (DCM) under light loads, which maximizes operating efficiency.

The MP44019 features a very low supply current, which meets typical standby power requirements. The no-load power loss is usually below 50mW.

Start-Up and Brown-In

Figure 2 shows the typical start-up timing diagram.

As V_{CC} gradually builds up and reaches V_{CC_ON} (typically 10.7V) at t_1 , the IC is enabled. Then the IC starts to sense the brown-in condition through MAINSIN. When the sampled peak voltage exceeds V_{MAINS_BI} (typically 1V), the device starts to switch at t_2 . The MP44019 implements a COMP soft start-up, and the bus voltage achieves its regulation voltage at t_3 .




Figure 2: Start-Up and Brown-In/Brownout

Brownout Function

The AC peak voltage is continuously sensed by MAINSIN. Because the AC peak voltage falls below V_{MAINS_BO} (typically 0.9V) at t_4 , the device continues switching until the brownout timer

(typically 50ms) ends at t_5 . Then the IC confirms the brownout condition.

At this point, the PFC stops switching and COMP is pulled down to 0V. The device restarts with a COMP soft start if the peak MAINSIN voltage exceeds V_{MAINS_BI} (typically 1V).

Enhanced Dynamic Response

The boost PFC output voltage is sensed on FB, and is compared with the internal reference (V_{REF} , typically 2.5V) (see Figure 13 on page 19). R_{O1} is recommended to be 10M Ω to minimize power consumption. R_{O2} can be calculated with Equation (1):

$$R_{O2} = \frac{R_{O1} \times V_R}{V_{OUT} - V_R} \quad (1)$$

The voltage compensation tank is connected from COMP to GND. Proportional integral (PI) control with a high-frequency pole is typically used for compensation.

Figure 3 shows a nonlinear G_M , which achieves both excellent loop regulation in steady state and enhanced dynamic response during load transient. If the output voltage is detected with an undershoot of 4%, the gain increases to four times the normal gain. A higher gain can pull up COMP quickly and reduce the voltage drop during the load step.




Figure 3: Nonlinear G_M

If the output voltage is above or below the normal voltage with an overshoot of 4%, the gain increases to eight times the normal gain. This ensures that COMP is quickly pulled down to avoid triggering over-voltage protection (OVP).

Valley Switching

To minimize the switching loss, the MP44019 always achieves valley switching through zero-current detection (ZCD) under any condition, regardless of DCM or CRM. A leading edge blanking time (t_{ZCD_LEB} , typically 0.3μs) is inserted to filter out the noise on ZCD after the gate turns off.

The positive voltage on ZCD must exceed V_{ZCD_H} (typically 0.75V) then drop below V_{ZCD_L} (typically 0.25V) for the next trigger condition. Besides the ZCD trigger condition, the actual turn-on action should also wait for the end of the dead time extension (DTE) signal (see the Frequency Reduction function below for more details). When the DTE signal ends, and the conditions to trigger ZCD are fulfilled, the controller switches on the MOSFET after a delay time (t_{ZCD_DELAY} , typically 150ns) at the minimum drain-source voltage.

The auxiliary winding turn ratio is determined by a sufficient positive voltage. V_{AUX_MIN} can be estimated with Equation (2):

$$V_{AUX_MIN} = \frac{1}{2} \times \left(\frac{V_{OUT} - \sqrt{2} \times V_{AC_MAX}}{N} - V_F \right) \geq V_{ZCD_H} \quad (2)$$

Where V_F is the forward voltage of D_Z (typically 0.7V). The winding ratio (N) can then be calculated with Equation (3):

$$N \leq \frac{V_{OUT} - \sqrt{2} \times V_{AC_MAX}}{2 \times V_{ZCD_H} + V_F} \quad (3)$$

Where V_{AC_MAX} is the input's maximum RMS voltage.

A restart timer-out (t_{ZCD_TO} , typically 180μs) generates a signal to turn on the MOSFET after it switches off. This allows the MOSFET to turn on during start-up, since no valley signal can be detected on ZCD.

Figure 4 shows the internal function block, as well as its peripheral circuit.




Figure 4: ZCD Functional Block

Figure 5 shows the ZCD timing diagram.




Figure 5: ZCD Timing Diagram

Frequency Reduction Function

The MP44019 reduces the switching frequency with DTE technology under light loads. The MP44019 works in CrM under heavy loads. In CrM, the PFC's frequency increases as the load is decreased, which means the switching loss becomes dominant. The MP44019 gradually inserts a dead time (t_b) as the load becomes lighter.

Figure 6 shows how the dead time is extended when the COMP voltage drops.




Figure 6: Dead Time Extension

The maximum dead time (t_{DEAD_MAX}) is $23\mu s$. During this time, COMP reaches its minimum voltage and linearly approaches 0V as the internal COMP (V_{COMP1}) reaches its threshold (V_{COMP_C2D} , typically 0.38V).

With this control scheme, the system smoothly alternates between CrM and DCM as the load is gradually reduced. This means the switching frequency is automatically reduced for maximum efficiency. Figure 7 shows how the switching frequency changes in a line cycle.




Figure 7: Switching Frequency in a Line Cycle

Figure 8 shows the relationship between the switching frequency and the load.




Figure 8: Switching Frequency vs. Load

Burst Mode Operation

Figure 9 shows a burst mode control diagram.




Figure 9: Burst Mode Control

Depending on how the COMP voltage indicates the load information, the device enters DCM. The device only enters burst mode under certain loads to improve light-load efficiency and reduce standby power loss.

As the load decreases, COMP gradually drops. When V_{COMP1} drops below V_{COMP1_BOFF} (typically 60mV), switching stops with five soft-off pulses. As V_{COMP1} ramps up to V_{COMP1_BON} (typically 120mV), switching resumes with five soft-on pulses. This soft-on/off control avoids abrupt inductor current changes, and attenuates the acoustic noise accordingly.

During the burst-off period, the IC shuts down most of internal block to ensure that the supply current is below I_Q (typically 180µA).

Improved THD

Under heavy loads, the MP44019 works in CrM. The average input current in one cycle can be estimated with Equation (4):

$$I_{IN}(\theta) = \frac{V_{AC}(\theta)}{2 \times L} \times t_{ON}(\theta) = \frac{V_{AC}(\theta)}{R_{EQ1}} \quad (4)$$

Where V_{AC} is the RMS of the line voltage, calculated with Equation (5):

$$V_{AC}(\theta) = \sqrt{2} \times V_{AC} \times \sin(\theta) \quad (5)$$

And R_{EQ1} is the equivalent input resistor, which can be calculated with Equation (6):

$$R_{EQ1} = \frac{2 \times L}{t_{ON}(\theta)} \quad (6)$$

Where $t_{ON}(\theta)$ is the on time.

Since $t_{ON}(\theta)$ is generated by an internal ramp current that is compared to the COMP voltage, $t_{ON}(\theta)$ stays constant throughout one AC line cycle. Meanwhile, R_{EQ} behaves like a resistor load. This means the average input current is proportional to $V_{AC}(\theta)$.

Along with reducing the load, the MP44019 gradually works from CrM to DCM to reduce the switching loss under light loads.




Figure 10: DCM

The average input current in one cycle can be estimated with Equation (7):

$$I_{IN}(\theta) = \frac{V_{AC}(\theta)}{2 \times L} \times t_{ON}(\theta) \times D_C(\theta) = \frac{V_{AC}(\theta)}{R_{EQ2}} \quad (7)$$

Where R_{EQ2} can be estimated with Equation (8):

$$R_{EQ2} = \frac{2 \times L}{t_{ON}(\theta) \times D_C(\theta)} \quad (8)$$

And D_C can be estimated with Equation (9):

$$D_C(\theta) = \frac{t_{ON} + t_{OND}}{t_{ON} + t_{OND} + t_D} \quad (9)$$

A dedicated, variable on time control circuit is integrated into the device. t_{ON} can be calculated with Equation (10):

$$t_{ON}(\theta) = \frac{\varepsilon}{D_C(\theta)} \quad (10)$$

Where ε is a constant defined by the internal parameters. R_{EQ2} can be estimated with Equation (11):

$$R_{EQ2} = \frac{2 \times L}{\varepsilon} \quad (11)$$

R_{EQ2} also behaves like a resistor load, and the input average current is proportional to $V_{AC}(\theta)$.

Mains Compensation

The input power for the boost PFC converter can be calculated with Equation (12):

$$P_{IN} = \frac{V_{AC}^2}{2 \times L} \times t_{ON} \quad (12)$$

This means that the AC transient response is suboptimal due to the square of the mains input voltage.

The COMP voltage (V_{COMP}) can be estimated with Equation (13):

$$V_{COMP} \approx \frac{1}{V_{AC}^2} \quad (13)$$

V_{COMP} varies between low-line and high-line. For general designs, the burst mode load is determined by V_{COMP} . In high-line, the converter enters burst mode even under heavy loads. The audible noise is created accordingly.

To compensate for the mains input voltage influence, the MP44019 contains a square of V_{AC} compensation circuits. The AC peak voltage is sensed at MAINSIN, and is fed to the generation of the internal ramp current.

The internal COMP voltage can be estimated with Equation (14):

$$V_{COMPI} = 4 \times L \times P_{IN} \times \frac{K_{MAIN}^2}{K_{RAMP}} \quad (14)$$

Where K_{MAIN} is the voltage divider ratio of MAINSIN, and K_{RAMP} is equal to t_{ON_LL} (typically 24μs/V).

Figure 11 shows the relationship between t_{ON} and COMP.




Figure 11: t_{ON} vs. COMP

Over-Current Limit (OCL)

Figure 12 shows the block diagram for over-current limit (OCL) and over-current protection (OCP). The current is sensed by the CS pin. The device can limit the current cycle by cycle when CS exceeds V_{OCL} (0.5V).

An LEB time ($t_{\text{OCL_LEB}}$) of 300ns is applied during OCL to avoid mistriggerring OCL due to a spike current raised by discharging the drain-source capacitor of the MOSFET.




Figure 12: OCL and OCP

Over-Current Protection (OCP)

A second over-current protection (OCP) is also integrated in the CS pin with a shorter LEB time ($t_{\text{OCP_LEB}}$) of 250ns. If the CS voltage exceeds V_{OCP} (typically 0.75V) for two consecutive 180 μ s restart switching cycles, the OCP flag is triggered, and the IC stops switching. OCP is reset by an auto-recovery timer ($t_{\text{OCP_R}}$) of 80ms, as well as the following events: brownin, brownout, and V_{CC} UVLO. OCP only protects the device from certain faults, such as an inductor short or a bypass diode short.

Under-Voltage Protection (UVP) and Over-Voltage Protection (OVP)

The scaled-down voltage is connected to FB, which is the input of the under-voltage protection (UVP) and over-voltage protection (OVP) comparators, as well as the error amplifier.

Figure 13 shows that if the FB voltage (V_{FB}) exceeds the OVP trigger threshold (typically 2.7V), the OVP comparator shuts down the output of the gate drive circuit after a blanking time (t_{BL_OVP}) of 22 μ s. Switching resumes when V_{FB} drops to 2.62V.

The UVP comparator shuts down if V_{FB} drops below 0.36V for a blanking time (t_{BL_UVP}) of 55 μ s. The UVP comparator's hysteresis is 40mV.

If UVP is triggered, COMP is discharged to zero, and the device's supply current is reduced to a minimum.

The UVP function can disable switching if FB is open, or if the FB feedback loop is open.

The UVP and OVP comparators values are described below:

- OVP: V_{FB} rises above 108% of V_{REF} . Normal operation resumes when V_{FB} drops below 104% of V_{REF} .
- UVP: V_{FB} falls below 12% of V_{REF} . Normal operation resumes when V_{FB} rises above 16% of V_{REF} .

Second Over-Voltage Protection (OVP2)

The scaled-down voltage is connected to the OVP2 pin. A second over-voltage protection (OVP2) is used for applications with a high ripple, or for a redundant protection for open loops on the FB pin. The comparator's threshold for OVP2 is 108% of V_{REF} , with a hysteresis of 4%.

The second OVP comparator shuts down the output of the gate drive circuit after a blanking time of t_{BL_OVP2} (typically 23 μ s), see Figure 13.




Figure 13: FB Functional Block

Gate Driver

The IC includes a push-pull gate driver that can directly drive the MOSFET. The peak source current is 600mA, and the peak sink current capability is 1A.

APPLICATION INFORMATION

Design Requirements

Table 1 lists recommended design requirements.

Table 1: Recommended Designs

Parameter	Symbol	Value
Input AC RMS voltage	V_{AC}	85V _{AC} to 265V _{AC}
Input AC voltage frequency	f_{LINE}	47Hz to 63Hz
Output voltage	V_{OUT}	400V
Output voltage ripple	V_{O_RIPPLE}	≤3% V_{OUT}
Output voltage OVP threshold	ΔOVP	40V
Output power	P_{OUT}	240W
Efficiency	η	≥93%

Power Stage Design

Selecting the Bridge

The diode bridge should withstand the maximum reverse input AC voltage and the maximum input current. When selecting a diode bridge, consider the maximum instantaneous voltage (the peak voltage of the line voltage) and the maximum input RMS current (the input RMS current at low-line). In addition, the package size and thermal performance should also be considered. To handle the line frequency current, use a standard, low-cost diode bridge with a slow recovery.

In this case, the maximum input RMS current can be calculated with Equation (15):

$$I_{AC_MAX} = \frac{P_{OUT}}{\eta_{MIN} \times V_{AC_MIN}} = 3.04(A) \quad (15)$$

The maximum instantaneous voltage can be estimated with Equation (16):

$$V_{IN_MAX} = \sqrt{2} \times V_{AC_MAX} = 375(V) \quad (16)$$

A standard 600V/8A bridge can be selected to provide enough margin.

Selecting the Input Capacitor

The input capacitor that is placed before the boost inductor provides a bypass path for the high switching frequency current and minimizes fluctuation on the rectified sinusoidal input voltage. In general, a voltage drop up to 10% on the input capacitor may be expected. The worst-case condition occurs when the input voltage is below its minimum threshold voltage due to a

large current ripple.

The input capacitor (C_{IN}) can be calculated with Equation (17):

$$C_{IN} = \frac{I_{AC_MAX}}{2\pi \times f_{SW} \times r \times V_{AC_MIN}} \quad (17)$$

Where r is the coefficient (0.01 to 0.1), and f_{SW} is the switching frequency at the peak of the minimum input AC voltage.

Select a capacitor with good high-frequency performance, such as a film capacitor. For example, assume a minimum f_{SW} (e.g. 40kHz) and set r to be 0.05. Then the input capacitance can be calculated with Equation (18):

$$C_{IN} = \frac{I_{AC_MAX}}{2\pi \times f_{SW} \times r \times V_{AC_MIN}} = 2.85\mu F \quad (18)$$

Two 1μF film capacitors with a 450V voltage rating are recommended to act as the input capacitors because they provide high-frequency energy during the switching cycle.

Boost Inductor Design

The boost inductance value (L_{MAX}), which is required to ensure that the maximum load can be delivered from the minimum input voltage, can be estimated with Equation (19):

$$L_{MAX} = \frac{V_{AC_MIN}^2 \times \eta \times t_{ON_MAX}}{2 \times P_{OUT}} \quad (19)$$

The boost inductance value should be below L_{MAX} . A normal inductance is recommended to use a 60% to 70% ratio for L_{MAX} to avoid t_{ON} being close to t_{ON_MAX} .

If the ratio is selected to be 60%, the actual inductance can be calculated with Equation (20):

$$L_{ACTUAL} = \frac{V_{AC_MIN}^2 \times \eta \times t_{ON_MAX} \times \text{Ratio}}{2 \times P_{OUT}} = 182\mu H \quad (20)$$

The boost inductance value should exceed L_{MIN} . To avoiding triggering over-current protection (OCP) when triggering the over-current limit (OCL), there is a delay time (t_{CS_DELAY}) of 100ns, as well as a MOSFET turn-off delay.

The minimum boost inductance can be estimated with Equation (21):

$$L_{\text{MIN}} = \frac{\sqrt{2}V_{\text{AC_MAX}} \times 300\text{ns}}{V_{\text{OCP_OCL}}} \times R_{\text{CS}} = 37.5\mu\text{H} \quad (21)$$

Selecting the Boost MOSFET

The voltage rating of the MOSFET is determined by the output voltage, over-voltage protection (OVP) threshold, and a margin, such that $V_{\text{DS}} > V_{\text{O}} + \Delta V_{\text{OVP}}$. The current rating of the MOSFET is determined by the RMS value of the current flowing through the MOSFET.

V_{DS} can be calculated with Equation (22):

$$V_{\text{DS}} > V_{\text{OUT}} + \Delta V_{\text{OVP}} = 440\text{V} \quad (22)$$

The RMS current of MOSFET can be estimated with Equation (23):

$$I_{\text{QRMS}} = 2\sqrt{2} \times I_{\text{AC_MAX}} \times \sqrt{\frac{1}{6} - \frac{4\sqrt{2}}{9\pi} \times \frac{V_{\text{AC_MIN}}}{V_{\text{OUT}}}} = 3\text{A} \quad (23)$$

In addition, the MOSFET pulse-drain current should exceed the peak inductor current, calculated with Equation (24):

$$I_{\text{D_PULSE}} > I_{\text{LPK_MAX}} = 2\sqrt{2} \times I_{\text{AC_MAX}} = 8.6\text{A} \quad (24)$$

Selecting the Boost Diode

The boost diode should have the same voltage rating as the boost MOSFET.

The average current of the output diode is the same as the output current of the PFC regulator, calculated with Equation (25):

$$I_{\text{DAVG}} = I_{\text{OUT}} = 0.6\text{A} \quad (25)$$

To estimate the power consumption of the diode, the RMS current can be calculated with Equation (26):

$$I_{\text{DRMS}} = 2\sqrt{2} \times I_{\text{AC_MAX}} \times \sqrt{\frac{4\sqrt{2}}{9\pi} \times \frac{V_{\text{AC_MIN}}}{V_{\text{OUT}}}} = 1.82\text{A} \quad (26)$$

The boost diode must have an average and RMS current ratings that exceed I_{DAVG} and I_{DRMS} , respectively.

Diodes are available with a range of different speed and recovery charges. Fast diodes typically have higher conduction loss but lower switching loss. Slow diodes typically have lower conduction loss but higher switching loss. Maximum efficiency is achieved when the diode speed rating matches the application. In this case, a boost diode with a fast recovery is

recommended.

Selecting the Output Capacitor

When selecting an output capacitor, consider the output voltage ripple ($V_{\text{O_RIPPLE}}$), ripple current rating, and hold-up time.

The output ripple is a function of the effective series resistance (ESR) of the capacitor, the output voltage, and the line frequency (f_{LINE}). The output ripple can be estimated with Equation (27):

$$V_{\text{O_RIPPLE}} = 2 \times \frac{P_{\text{OUT}}}{V_{\text{OUT}}} \times \sqrt{\frac{1}{(2\pi \times 2f_{\text{LINE}} \times C_{\text{OUT}})^2} + \text{ESR}^2} \quad (27)$$

In this case, the calculated ripple with the selected capacitor should be below 3% of the output voltage, and the ESR of the output capacitor is assumed to be 1Ω . C_{OUT} can be calculated with Equation (28):

$$C_{\text{OUT}} \geq \frac{1}{2\pi \times 2f_{\text{LINE}} \times \sqrt{\left(\frac{3\% \times V_{\text{OUT}}^2}{2 \times P_{\text{OUT}}}\right)^2 - \text{ESR}^2}} = 160\mu\text{F} \quad (28)$$

To ensure that the error amplifier's nonlinear gain is not activated by the extremes of the output voltage ripple, the output voltage ripple amplitude should satisfy the condition calculated with Equation (29):

$$\frac{V_{\text{O_RIPPLE}}}{V_{\text{OUT}}} \leq \frac{2 \times 100\text{mV}}{V_{\text{R}}} = 8\% \quad (29)$$

The maximum RMS ripple current flowing in the output capacitor can be estimated with Equation (30):

$$I_{\text{O_RIPPLE_MAX}} = \sqrt{I_{\text{DRMS}}^2 - \left(\frac{P_{\text{OUT}}}{V_{\text{OUT}}}\right)^2} = 1.72\text{A} \quad (30)$$

This current flowing into the output capacitor is made up of a switching frequency component (50Hz) and a twice-line frequency ripple component (100kHz), calculated with Equation (31) and Equation (32), respectively:

$$I_{\text{O_RIPPLE_50Hz}} = \frac{1}{\sqrt{2}} \times \frac{P_{\text{OUT}}}{V_{\text{OUT}}} = 0.424\text{A} \quad (31)$$

$$I_{\text{O_RIPPLE_100KHz}} = \sqrt{I_{\text{DRMS}}^2 - \frac{3}{2} \times \left(\frac{P_{\text{OUT}}}{V_{\text{OUT}}}\right)^2} = 1.67\text{A} \quad (32)$$

The capacitor should be chosen so that the hold-up time satisfies the relationship calculated with Equation (33):

$$C_{OUT} = \frac{2 \cdot P_{OUT} \times t_{HOLDUP}}{\eta \times (V_{OUT}^2 - V_{O_HOLDUP}^2)} \quad (33)$$

Where V_{OUT} is the minimum output voltage under all normal operating conditions, and V_{O_HOLDUP} is the required minimum operating output voltage to supply the downstream DC/DC converter when the line voltage is shut down. The maximum voltage at the output is a combination of the output voltage, output voltage ripple, and OVP threshold. Therefore, the voltage rating of the capacitor must exceed this maximum output voltage under the worst-case conditions.

In this example design, an aluminum electrolytic capacitor with a specification of 450V/180μF is recommended.

Control Circuit Design

The VCC Pin

If an external VCC power supply is not used, initiate start-up by connecting a start-up resistor to the input AC voltage. As the VCC capacitor's charge rises above the turn-on threshold through the start-up resistor, the IC begins to work.

The MP44019 requires a minimum 40μA start-up current when VCC is 9.5V. The start-up resistance can be calculated with Equation (34):

$$R_{STARTUP} \leq \frac{\sqrt{2} \times V_{AC_MIN} - 9.5}{I_{STARTUP}} = 2.9M\Omega \quad (34)$$

Since the start-up resistor causes a voltage drop between the input AC voltage and the supply voltage of the chip, use a resistor with a higher resistance to minimize the power consumption.

The FB Pin

V_{OUT} can be set by connecting resistors to the FB pin. Output voltage regulation accuracy degrades with higher-value resistors due to the effect of the FB bias current. Ensure that the FB bias current degrades the output voltage regulation by less than 1%. Calculate the upper voltage resistor divider value with Equation (35):

$$R_{O_UPPER} \leq 1\% \times \frac{V_{OUT}}{I_{O_BIAS}} = 40M\Omega \quad (35)$$

Considering the power consumption, it is recommended to use three 3.3MΩ resistors in series for the FB upper voltage resistor divider.

The lower voltage resistor divider value can be calculated with Equation (36):

$$R_{O_LOWER} = \frac{V_R}{V_{OUT} - V_R} \times R_{O_UPPER} = 62.3k\Omega \quad (36)$$

The MAINSIN Pin

The MAINSIN voltage range (as related to the V_{AC} range) is between 1V and 3.38V. In this case, a voltage of 85V_{AC} can be set as the brown-in voltage. The MAINSIN voltage divider can be calculated with Equation (37):

$$\frac{R_{I_LOWER}}{R_{I_LOWER} + R_{I_UPPER}} = \frac{V_{MAINS_BI}}{V_{AC_MIN}} = \frac{1}{120} \quad (37)$$

Considering the power consumption, a higher-value resistor is recommended. In this scenario, it is recommended to place three 3.3MΩ resistors in series for the MAINSIN upper voltage resistor divider.

The lower voltage resistor divider value can be calculated with Equation (38):

$$R_{I_LOWER} = \frac{R_{I_UPPER}}{120 - 1} = 83.2k\Omega \quad (38)$$

The ZCD/CS Pin

The ZCD/CS pin provides a current-sense function as well as zero-current detection (ZCD). Figure 14 shows the ZCD/CS pin connection.




Figure 14: ZCD/CS connection

CS is used for OCP and OCL. The current flowing through the MOSFET should be below the over-current limit threshold. The current-sense resistor on the CS pin can be calculated with Equation (39):

$$R_{CS} \leq \frac{V_{OCL}}{2 \times \sqrt{2} \times I_{AC_MAX}} = 58m\Omega \quad (39)$$

In this case, it is recommended to place two 100mΩ 2512 SMT resistors in parallel.

To enhance the anti-interference ability, a 1kΩ resistor is connected in series to CS. In addition, to pass the surge test, ZCD winding is connected to the ZCD/CS pin through a diode, and R_{ZCD} can be used to obtain the valley signal of the drain voltage. Generally, R_{ZCD} is designed to be equal to R4 (for example, R_{ZCD} = R4 = 4.7kΩ).

A leading edge blanking time of t_{ZCD_LEB} (typically 0.3μs) is inserted to filter out the noise ringing on ZCD winding just after gate turns off.

The auxiliary winding turn ratio can be calculated with Equation (40):

$$N \leq \frac{V_{OUT} - \sqrt{2} \times V_{AC_MAX}}{2 \times V_{ZCD_H} + V_F} = 9.6 \quad (40)$$

Where V_{AC_MAX} is 265V_{AC}.

In this scenario, 26:3 is selected as the winding ratio.

If the reflected voltage on ZCD winding is below V_{ZCD_L} (typically 0.25V) after the gate turns off, the AC input voltage can be estimated with Equation (41):

$$V_{AC_LIMIT} \geq \frac{V_{OUT} - N \times (2 \times V_{ZCD_L} + V_F)}{\sqrt{2}} = 273 \quad (41)$$

Erratic switching may occur if the AC source is tuned above V_{AC_LIMIT}. In this scenario, a voltage spike exceeding 0.75V may be generated when the gate turns off. If this spike lasts for longer than t_{ZCD_LEB} (typically 0.3μs), this means that the turn-on condition is a result of this spike. The device immediately starts to counter the timer for a dead time extension while ignoring the turn-off time. Finally, this switching cycle becomes shorter than a normal cycle.

There are three recommendations to attenuate the spike. This first recommendation is to use a lower resistance for R_{ZCD} and R4 (e.g. a 3kΩ resistor with a 1206 package).

A second solution is to choose a FET with a shorter turn-off delay time and turn-off time. The final recommendation is to increase the BUS voltage.

The OVP2 Pin

The second OVP voltage (V_{OVP2} = V_{OUT} + ΔOVP) can be set by the OVP2 resistors.

Normally, it is recommended to use three 3.3MΩ

resistors in series for the upper voltage resistor dividers of OVP2.

The lower voltage resistor divider can be estimated with Equation (42):

$$R_{OV2} = \frac{V_{OVP2} \times V_{FB_OVP2}}{V_{OVP2} - V_{FB_OVP2}} \times R_{OV1} = 61k\Omega \quad (42)$$

The COMP Pin

Based on the small signal model, the control to output voltage transfer function (resistive load) can be estimated with Equation (43):

$$G_{VC}(s) = \frac{K_{RAMP}}{3 \times K_{MAIN}^2} \times \frac{1}{2 \times V_{OUT} \times C_{OUT} \times L} \times \frac{1}{\frac{2}{R_O \times C_{OUT}} + s} \quad (43)$$

Where K_{MAIN} is the MAINSIN voltage divider ratio, and K_{RAMP} is equal to t_{ON_LL}.

In this scenario, G_{VC} can be calculated with Equation (44):

$$G_{VC}(s) = \frac{4706.67}{s + 16.67} \quad (44)$$

In addition, the voltage error amplifier is a transconductance amplifier. The voltage compensation tank is connected from COMP to GND. A Type-II compensation network is recommended. The transfer function of the transconductance amplifier can be calculated with Equation (45):

$$G_{EA}(s) = K_{FB} \times G_{M1} \times \frac{1}{C_{PXS}} \times \frac{\frac{1}{C_Z \times R_Z} + s}{\frac{C_Z \times C_P}{C_Z \times C_P \times R_Z} + s} \quad (45)$$

Where K_{FB} is the FB voltage divider ratio, and G_{M1} is the transconductance value (typically 105μs).

The open voltage loop transfer function can be calculated with Equation (46):

$$G(s) = G_{VC}(s) \times G_{EA}(s) \quad (46)$$

In this scenario, to design a high-stability voltage loop, it is recommended to make the crossover frequency 12Hz, as the phase margin must exceed 45°. 5Hz is the recommended zero value, and 50Hz should be selected as the pole with high frequency.

The value of the compensation network can be calculated with Equation (47):

$$R_Z = \frac{1}{K_{FB} \times G_{M1}} \times 10^{\frac{-\Phi_{VC}(12)}{20}} = 28.5k\Omega \quad (47)$$

Where C_Z can be estimated with Equation (48):

$$C_Z = \frac{1}{2\pi \times 50 \times R_Z} = 1.1\mu\text{F} \quad (48)$$

And C_P can be estimated with Equation (49):

$$C_P = \frac{1}{2\pi \times 50 \times R_Z} = 0.1\mu\text{F} \quad (49)$$

For this compensation network, it is recommended for $R_Z = 30\text{k}\Omega$, $C_Z = 1\mu\text{F}$, and $C_P = 220\text{pF}$

PCB Layout Guidelines

PCB layout is critical for stable operation and EMI performance, as the device can malfunction due to noise coupling. For the best results, refer to Figure 15 and follow the guidelines below:

1. Make power loop 1 and power loop 2 as small as possible.
2. Do not place the IC in power loop 1 or power loop 2.
3. Make the areas of high dV/dt junctions (e.g. the drain of the external primary MOSFET) as small as possible. Place the IC and control circuits far away from these areas.

4. Separate the reference ground of the IC and control signals circuit from the ground of the power loop. Then connect this signal ground to the ground of the output capacitor with a single-point junction.
5. Connect the VCC-to-GND capacitor close to IC.
6. Connect the FB-to-GND and OVP2-to-GND capacitors close to the IC.
7. Connect the MAINS-to-GND capacitor close to the IC. Ensure that the CS wiring does not cross MAINSIN. Otherwise, the CS noise may couple to MAINSIN and impact peak voltage sensing.
8. If the PFC stage is connected to a cascade DC/DC stage, separate both GNDs with an output capacitor, so that GND noises do not interfere with one another.




Figure 15: Recommended PCB Layout

Figure 16: MP44019 Typical Application Circuit

CONTROL FLOWCHART




Figure 16: Start-Up Flowchart






Figure 17: Control Flowchart

PACKAGE INFORMATION


SOIC-8




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW




DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION, OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.04" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC M612, VARIATION AA
- 6) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP44019GS-Z	SOIC-8	2500	100	N/A	13in	12mm	8mm

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	4/30/2021	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.