



# 5.5V, 1A, Synchronous Step-Down Power Module, AEC-Q100 Qualified

#### **DESCRIPTION**

The MPM3806 is an easy-to-use, fully integrated, synchronous step-down power module with a built-in inductor and power MOSFETs. It can achieve up to 1A of continuous output current ( $I_{OUT}$ ), with excellent load and line regulation.

Constant-on-time (COT) control provides fast transient response and eases loop stabilization. Fault protections include cycle-by-cycle current limiting and thermal shutdown. An open-drain power good (PG) signal indicates that the output voltage (V<sub>OUT</sub>) exceeds 90% of its nominal voltage.

The MPM3806 is ideal for a wide range of applications, including high-performance digital signal processors (DSPs), advanced driver assistance system (ADAS) sensors, portable and mobile devices, and other low-power systems with constrained area.

The MPM3806 requires a minimal number of readily available, standard external components, and is available in a small QFN-15 (3mmx4mmx1.6mm) package.

#### **FEATURES**

- Designed for Automotive Applications:
  - Wide 2.5V to 5.5V Operating V<sub>IN</sub> Range
  - Up to 1A Output Current (I<sub>OUT</sub>)
  - 1% Feedback (FB) Accuracy
  - -40°C to +150°C T<sub>J</sub> Range
  - Available in AEC-Q100 Grade 1
- Increased Battery Life:
  - 21µA Sleep Mode I<sub>Q</sub>
  - Advance Asynchronous Modulation (AAM) Mode for Increased Efficiency under Light-Load Conditions
- High Performance for Improved Thermals:
  - $\circ$  75mΩ and 45mΩ Integrated Internal Power MOSFETs
- Optimized for EMC and EMI Reduction:
  - 2.4MHz Switching Frequency (f<sub>SW</sub>)
  - MeshConnect<sup>TM</sup> Flip-Chip Package
- Optimized for Board Size and BOM:
  - Integrated Internal Power MOSFETs
  - Integrated Compensation Network
  - Fixed-Output Options <sup>(1)</sup>: 0.8V, 1V, 1.1V, 1.2V, 1.25V, 1.5V, 1.8V, 2.5V, 2.8V, and 3.3V
  - Available in a QFN-15 (3mmx4mmx1.6mm) Package
- Additional Features:
  - Enable (EN) for Power Sequencing
  - Power Good (PG)
  - 100% Duty Cycle
  - External Soft Start (SS) Control
  - Output Discharge
  - OVP and SCP with Hiccup Mode
  - Available in a Wettable Flank Package

#### Note:

 See the Ordering Information section on page 3 for the availability of each fixed-output version. Contact an MPS FAE for details on additional output voltage (V<sub>OUT</sub>) options.


#### APPLICATIONS

- Camera Modules
- ADAS Sensors
- Automotive Infotainment Systems
- Automotive V2X


All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



## **TYPICAL APPLICATION**



**Typical Application (Adjustable Output)** 



**Typical Application (Fixed Output)** 

#### Efficiency vs. Load Current vs. **Power Loss** $V_{OUT} = 1.2V$ 100 0.30 90 0.25 **EFFICIENCY (%)** 80 0.20 70 60 0.15 Vin=2.5V Vin=3.3V 50 0.10 Vin=5.5V 40 0.05 30 20 0.00 0.1 10 1000 LOAD CURRENT (mA)



## ORDERING INFORMATION

Part Number* (2)	Output Voltage	t Voltage Package		MSL Rating**
MPM3806GLE-AEC1***	Adjustable	QFN-15 (3mmx4mmx1.6mm)	See Below	1
MPM3806GLE-12-AEC1***	Fixed 1.2V	QFN-15 (3mmx4mmx1.6mm)	See Below	1
MPM3806GLE-18-AEC1***	Fixed 1.8V	QFN-15 (3mmx4mmx1.6mm)	See Below	1

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPM3806CGLE-AEC1-Z).

#### Note:

2) Contact an MPS FAE for details on additional V<sub>OUT</sub> options.

#### **TOP MARKING**

MPYW

3806

LLL

ME

MP: MPS prefix Y: Year code W: Week code

3806: First four digits of the part number

LLL: Lot number M: Module

E: Wettable flank frame

**MPYW** 

3806

LLL

**ME12** 

MP: MPS prefix Y: Year code W: Week code

3806: First four digits of the part number

LLL: Lot number M: Module

E: Wettable flank frame

12: 1.2V fixed-output version of the MPM3806

<sup>\*\*</sup> Moisture Sensitivity Level Rating

<sup>\*\*\*</sup> Wettable flank



**MPYW** 

3806

LLL

**ME18** 

MP: MPS prefix Y: Year code W: Week code


3806: First four digits of the part number

LLL: Lot number M: Module

E: Wettable flank frame

18: 1.8V fixed-output version of the MPM3806

## **PACKAGE REFERENCE**



11/7/2022



## **PIN FUNCTIONS**

Pin#	Name	Description
1	FB	<b>Feedback.</b> To set the output voltage (V <sub>OUT</sub> ) for the adjustable-output version of the MPM3806, connect the feedback (FB) pin to an external resistor divider between the output and GND. To set the regulation voltage, the FB voltage (V <sub>FB</sub> ) is compared to the internal reference voltage (V <sub>REF</sub> ) (0.6V). Float the FB pin for the fixed-output version of the MPM3806
2	PG	<b>Power good indicator.</b> The power good (PG) pin is an open-drain output. Connect PG to a voltage source using an external resistor. If $V_{FB}$ exceeds 90% of $V_{REF}$ , PG is pulled high. If $V_{FB}$ drops below 85% of $V_{REF}$ , PG is pulled to GND. Float PG if not used.
3	VIN	<b>Input voltage supply.</b> The MPM3806 operates from a 2.5V to 5.5V input voltage (V <sub>IN</sub> ) range. A decoupling capacitor is required to prevent large voltage spikes at the input.
4, 5, 6	SW	<b>Switch output.</b> The SW pin is the internal, P-channel high-side MOSFET (HS-FET) drain. SW is connected internally to the power inductor.
7, 8, 9	OUT	<b>Power output.</b> Connect the OUT pin to the load. An output capacitor (C <sub>OUT</sub> ) is required to reduce the voltage ripple.
10, 11	GND	<b>IC ground.</b> Connect the GND pin to the negative terminals of the input and output capacitors using large copper areas. Use several vias to connect GND to the ground plane.
12	EN	<b>Enable.</b> Pull the EN voltage ( $V_{EN}$ ) above 0.9V to turn the device on; pull $V_{EN}$ below 0.65V turn it off. There is an internal $2M\Omega$ resistor connected between EN and GND.
13	SS	<b>Soft start.</b> Connect a $\geq 1$ nF soft-start capacitor (Css) between the SS and GND pins to set the soft-start time (tss) and reduce the start-up inrush current.
14	OUT_S	Output sense. The OUT_S pin is the $V_{\text{OUT}}$ sense, as well as the discharge path to the $150\Omega$ resistive load.
15	DNC	<b>Do not connect.</b> The DNC pad is connected internally to SW. Do not route or place vias under this area.

## ABSOLUTE MAXIMUM RATINGS (3)

All pins	0.3V to +6.5V
Continuous power dissipation (	$T_A = 25^{\circ}C)^{(4)(8)}$
QFN-15 (3mmx4mmx1.6mm)	2.4W
Operating junction temperature	150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

#### ESD Ratings

Human body model (HBM)	Class 2 (5)
Charged device model (CDM	l)Class 2b (6)

#### **Recommended Operating Conditions**

Input voltage (V <sub>IN</sub> )	2.5V to 5.5V
Output voltage (Vout)	
Load current range	0A to 1A
Operating junction temp (T	)40°C to +150°C

## Thermal Resistance θ<sub>JA</sub> θ<sub>JC</sub>

QFN-15 (3mmx4mmx1	.6mm)	
JESD51-7	65	14°C/W <sup>(7)</sup>
EVM3806-LE-00A	53	10°C/W <sup>(8)</sup>

#### Notes:

- 3) Exceeding these ratings may damage the device.
- 4) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) T<sub>A</sub>) / θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 5) Per AEC-Q100-002
- 6) Per AEC-Q100-011
- 7) Measured on JESD51-7, a 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.  $\theta_{\text{JC}}$  is the thermal resistance from the junction to case bottom.
- 3) Measured on EVM3806-LE-00A (6.3cmx6.3cm), 2oz copper, 4-layer PCB. θ<sub>JC</sub> is the thermal resistance from the junction to case top.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, typical values are tested at  $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply						
Input voltage (V <sub>IN</sub> ) undervoltage lockout (UVLO) rising threshold	VIN_UVLO_ RISING			2.3	2.45	V
V <sub>IN</sub> UVLO falling threshold	VIN_UVLO_ FALLING			2.1		V
V <sub>IN</sub> UVLO hysteresis	VIN_UVLO_HYS			0.2		V
		$V_{EN} = 2V$ , $V_{FB} = 0.63V$ , $V_{IN} = 3.6V$ , $T_J = 25^{\circ}C$		21	30	μA
Input quiescent current	IQ	$V_{EN} = 2V$ , $V_{FB} = 0.63V$ , $V_{IN} = 3.6V$ , $T_{J} = -40^{\circ}C$ to $+125^{\circ}C$ <sup>(9)</sup>			40	μA
		$V_{EN} = 2V$ , $V_{FB} = 0.63V$ , $V_{IN} = 3.6V$ , $T_{J} = -40^{\circ}C$ to +150°C			80	μA
		V <sub>EN</sub> = 0V, T <sub>J</sub> = 25°C		0.01	1	μΑ
Input shutdown current	I <sub>SD</sub>	$V_{EN} = 0V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$ (9)			3	μΑ
		$V_{EN} = 0V$ , $T_J = -40^{\circ}C$ to $+150^{\circ}C$			20	μΑ
V <sub>IN</sub> over-voltage protection (OVP) rising threshold	VIN_OVP_ RISING	After output OVP is enabled		6.15		V
V <sub>IN</sub> OVP falling threshold	V <sub>IN_OVP_</sub> FALLING			5.95		V
V <sub>IN</sub> OVP hysteresis	V <sub>INOVP_HYS</sub>			0.2		V
Switching Frequency (fsw)	, MOSFETs,	and Inductors				
Switching frequency	fsw		2000	2400	2640	kHz
Minimum on time (7)	ton_min	$V_{IN} = 5V$		50		ns
Minimum off time (7)	toff_min	$V_{IN} = 5V$		80		ns
Maximum duty cycle	D <sub>MAX</sub>			100		%
Switch lookage current	1	$V_{EN} = 0V$ , $V_{IN} = 6V$ , $V_{SW} = 0V$ or $6V$ , $T_J = 25^{\circ}C$		0	1	μA
Switch leakage current	I <sub>SW_LKG</sub>	$V_{EN} = 0V$ , $V_{IN} = 6V$ , $V_{SW} = 0V$ or $6V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$ $^{(9)}$			30	μA
High-side MOSFET (HS-FET) on resistance	R <sub>DS(ON)_HS</sub>	V <sub>IN</sub> = 5V		75	110	mΩ
Low-side MOSFET (LS-FET) on resistance	R <sub>DS(ON)_LS</sub>	V <sub>IN</sub> = 5V		45	70	mΩ
Integrated inductor (9)	L <sub>1</sub>		376	470	564	nΗ
Integrated inductor DC resistance	RL			25	65	mΩ
Integrated inductor saturation current <sup>(9)</sup>	I <sub>L_</sub> SAT		4.8	5.4		Α



## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, typical values are tested at  $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Output and Regulation	•					
Feedback (FB) voltage	V <sub>FB</sub>	T <sub>J</sub> = 25°C	0.594	0.6	0.606	V
(adjustable output)	V FB	$T_J = -40^{\circ}C \text{ to } +150^{\circ}C$	0.591	0.6	0.609	<b>V</b>
Output regulation voltage	V <sub>OUT_REG</sub>	1.2V fixed output	1.176	1.2	1.224	V
(fixed output)	V OUT_REG	1.8V fixed output	1.764	1.8	1.836	V
		Adjustable output		50	100	nA
FB input current	I <sub>FB</sub>	1.2V fixed output		3	8	μA
		1.8V fixed output		5	10	μΛ
V <sub>OUT</sub> discharge resistance	Rois	$V_{EN} = 0V$ , $V_{OUT} = 1.2V$		150		Ω
Enable (EN)						
EN rising threshold	V <sub>EN_RISING</sub>			0.9	1.2	V
EN falling threshold	V <sub>EN_FALLING</sub>		0.4	0.65		V
EN threshold hysteresis	V <sub>EN_HYS</sub>			0.25		V
EN turn-on delay		Pull EN high to enable SW		100		μs
EN turn-off delay		Pull EN low to stop switching		30		μs
EN pull-down resistance				2		МΩ
EN input current	I <sub>EN</sub>	$V_{EN} = 2V$		1.2		μΑ
LN IIIput current	IEN	$V_{EN} = 0V$		0		μΑ
Soft Start (SS)						
Soft-start current	Iss		1.5	3	4.5	μΑ
Power Good (PG)						
PG rising threshold	V <sub>PG_RISING</sub>	FB rising edge	87%	90%	93%	$V_{FB}$
PG falling threshold	VPG_FALLING	FB falling edge	82%	85%	88%	$V_{FB}$
PG logic high voltage	V <sub>PG_HIGH</sub>	$V_{IN} = 5V, V_{FB} = 0.6V$	4.9			<b>V</b>
PG logic low voltage	$V_{PG\_LOW}$	Sink 1mA			0.4	V
PG rising deglitch time	t <sub>PG_RISING</sub>			80		μs
PG falling deglitch time	tpg_falling			80		μs
PG leakage current (high)		5V logic high			100	nA
PG self-bias		$V_{IN} = 0V$ , $V_{EN} = 0V$ , PG is pulled up to between 3V and 5.5V via a $100k\Omega$ resistor			0.7	V
Protections						
Peak current limit (ILIMIT)	ILIMIT_PEAK		1.6	2.5	3.4	Α
Valley ILIMIT	ILIMIT_VALLEY		0.4	1.0	1.6	Α
Reverse ILIMIT	ILIMIT_REVERSE	Current flows from SW to GND		1.2		Α
Zero-current detection (ZCD) threshold				50		mA



## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, typical values are tested at  $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Thermal shutdown (9)	T <sub>SD</sub>			170		°C
Thermal shutdown hysteresis (9)	T <sub>SD_HYS</sub>			20		°C
Output OVP threshold	V <sub>OVP</sub>		110	115	120	% of V <sub>FB</sub>
Output OVP hysteresis	V <sub>OVP_HYS</sub>			10		% of V <sub>FB</sub>
OVP delay				2		μs


#### Note:


<sup>9)</sup> Guaranteed by design and characterization. Not tested in production.




#### TYPICAL CHARACTERISTICS

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.
















## Feedback Voltage vs. Temperature




## Switching Frequency vs. Temperature





## TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.






## TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$ ,  $T_J = -40$ °C to +150°C, unless otherwise noted.











### TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 3.3V$ ,  $V_{OUT} = 1.2V$ ,  $C_{OUT} = 22\mu F$ ,  $T_A = 25$ °C, unless otherwise noted.





















 $V_{IN}$  = 3.3V,  $V_{OUT}$  = 1.2V,  $C_{OUT}$  = 22 $\mu$ F,  $T_A$  = 25°C, unless otherwise noted.















© 2022 MPS. All Rights Reserved.




 $V_{IN} = 3.3V$ ,  $V_{OUT} = 1.2V$ ,  $C_{OUT} = 22\mu F$ ,  $T_A = 25$ °C, unless otherwise noted.



© 2022 MPS. All Rights Reserved.




 $V_{IN} = 3.3V$ ,  $V_{OUT} = 1.2V$ ,  $C_{OUT} = 22\mu F$ ,  $T_A = 25$ °C, unless otherwise noted.






 $V_{IN} = 3.3V$ ,  $V_{OUT} = 1.2V$ ,  $C_{OUT} = 22\mu F$ ,  $T_A = 25$ °C, unless otherwise noted.



© 2022 MPS. All Rights Reserved.



 $V_{IN} = 3.3V$ ,  $V_{OUT} = 1.2V$ ,  $C_{OUT} = 22\mu F$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.





## **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram (Adjustable Output)




Figure 2: Functional Block Diagram (Fixed Output)



## **OPERATION**

The MPM3806 employs input voltage ( $V_{IN}$ ) feed-forward and constant-on-time (COT) control to stabilize the switching frequency ( $f_{SW}$ ) across the entire  $V_{IN}$  range. It can achieve up to 1A of output current ( $I_{OUT}$ ) across a 2.5V to 5.5V  $V_{IN}$  range, with excellent load and line regulation. The output voltage ( $V_{OUT}$ ) can be regulated to as low as 0.6V. A 100% maximum duty cycle can be achieved in low-dropout (LDO) mode.

### **Constant-On-Time (COT) Control**

COT control provides a simple control loop and fast transient response. The switching cycles have a fixed minimum off time ( $t_{OFF\_MIN}$ ) to prevent inductor current ( $I_L$ ) runaway during load transient. If the low-side MOSFET (LS-FET) turns on, it remains on for at least  $t_{MIN\_OFF}$  (typically 80ns). The high-side MOSFET (HS-FET) turns on once the feedback (FB) voltage ( $V_{FE}$ ) drops below the reference voltage ( $V_{REF}$ ), which indicates an insufficient  $V_{OUT}$ .  $V_{IN}$  feedforward allows the device to maintain a nearly constant  $f_{SW}$  across the  $V_{IN}$  and load ranges. The  $f_{SW}$  on time ( $t_{ON}$ ) can be calculated using Equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{OUT}} \times 400 \text{ns}$$
 (1)

#### Sleep Mode

The MPM3806 employs sleep mode for high efficiency under light-load conditions. In sleep mode, most of the circuit block input currents (I<sub>IN</sub>) decrease, specifically the error amplifier (EA) and pulse-width modulation (PWM) comparator.

As the load decreases, the converter's  $f_{SW}$  decreases. If the load continues to decrease and the off time ( $t_{OFF}$ ) exceeds 3.5 $\mu$ s, then the MPM3806 enters sleep mode. To further improve light-load efficiency, the converter consumes a very low quiescent current ( $I_Q$ ) while in sleep mode.

Once an HS-FET pulse occurs, the MPM3806 exits sleep mode.

## Advanced Asynchronous Modulation (AAM) Mode under Light-Load Conditions

The MPM3806 features advanced asynchronous modulation (AAM) mode and a

zero-current detection (ZCD) circuit for light-load operation.

The AAM current ( $I_{AAM}$ ) is set internally. The SW pin's  $t_{ON}$  is determined by the on-timer generator and AAM comparator. Under light-load conditions, SW's  $t_{ON}$  exceeds the AAM comparator's  $t_{ON}$ . Figure 3 shows the simplified AAM control logic.




Figure 3: Simplified AAM Control Logic

If the AAM comparator's  $t_{ON}$  exceeds the ontimer's pulse, then the AAM comparator controls SW's  $t_{ON}$  (see Figure 4).




Figure 4: AAM Comparator Controls SW's ton

If the AAM comparator's  $t_{ON}$  is below the on-timer when using a lower-value inductor, the HS-FET depends on the on-timer. Therefore, the on-timer controls SW's  $t_{ON}$  (see Figure 5).




Figure 5: On-Timer Controls SW's ton

Aside from the on-timer method, the AAM circuit has another AAM blanking time (150ns) for sleep mode. This means that if the on-timer drops



below 150ns, then the HS-FET turns off after an on-timer pulse is generated without AAM control.

In this scenario,  $I_L$  may not reach the AAM threshold (see Figure 6).




Figure 6: AAM Blanking Time during Sleep Mode

In sleep mode, the on-timer's pulse is about 40% above its pulse during discontinuous conduction mode (DCM) and continuous conduction mode (CCM). Figure 7 shows how the AAM threshold decreases as  $t_{\text{ON}}$  increases gradually. In CCM,  $l_{\text{OUT}}$  should exceed half of the AAM threshold.




Figure 7: AAM Threshold Decreases as ton Increases

The MPM3806 employs ZCD to determine whether  $I_{L}$  begins to reverse. If  $I_{L}$  reaches the ZCD threshold (typically 50mA), then the LS-FET turns off.

Even if  $V_{\text{OUT}}$  is close to  $V_{\text{IN}}$ , AAM mode and ZCD allow the device to operate continually in DCM under light-load conditions.

#### **Enable (EN) Control**

The enable (EN) pin is a digital control pin that turns the MPM3806 on and off. Pull the EN voltage ( $V_{EN}$ ) above 0.9V to turn the converter on; pull  $V_{EN}$  below 0.65V or float EN to turn it off. Pulling EN to GND also disables the device. There is an internal  $2M\Omega$  resistor connected between EN and GND.

### **Output Discharge**

If the MPM3806 shuts down, the device initiates output discharge mode. The internal discharge MOSFET provides a resistive discharge path for

the output capacitor ( $C_{OUT}$ ) between the OUT\_S pin and GND. To block the output discharge path, add an external capacitor between  $V_{OUT}$  and the OUT\_S pin (see the Output Discharge Blocking section on page 23).

#### Soft Start (SS)

The MPM3806 features external soft start (SS). To avoid overshoot during start-up, the SS pin ramps up  $V_{\text{OUT}}$  at a controlled slew rate. The soft-start charge current (I<sub>SS</sub>) is typically 3µA. The soft-start time (t<sub>SS</sub>) is determined by the external soft-start capacitor (C<sub>SS</sub>). t<sub>SS</sub> can be calculated with Equation (2):

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times 0.6V}{I_{SS}(\mu A)}$$
 (2)

Where  $I_{SS}$  is the internal soft-start charge current (3 $\mu$ A).

It is recommended that be  $C_{SS} \ge 1nF$ .

The MPM3806 has a pre-biased start-up function. Once  $V_{\text{EN}}$  exceeds 0.9V, the converter starts up, regardless of any pre-biased voltage on the output. Pre-biased start-up works even while the output discharge path is blocked.

## **Peak Current Limit and Valley Current Limit**

Both the HS-FET and LS-FET feature current-limit protection. If  $I_L$  reaches the HS-FET's peak current limit ( $I_{LIMIT\_PEAK}$ ) threshold (typically 2.5A), the HS-FET turns off and the LS-FET turns on to discharge the energy. The HS-FET does not turn on again until  $I_L$  drops below the valley current limit ( $I_{LIMIT\_VALLEY}$ ) threshold (typically 1A). This prevents current runaway during overload and short-circuit conditions.  $I_{LIMIT\_VALLEY}$  is blocked unless HS-FET turns off due to the triggered  $I_{LIMIT\_PEAK}$ .

#### Short-Circuit Protection (SCP) and Recovery

If a short-circuit condition occurs, the MPM3806 reaches its current limit ( $I_{LIMIT}$ ) immediately.  $V_{OUT}$  drops until  $V_{FB}$  drops below 50% of  $V_{REF}$ , which is considered an output dead short. Short-circuit protection (SCP) with hiccup mode is triggered to periodically restart the part. In hiccup mode, the output power stage is disabled, and the soft-start voltage ( $V_{SS}$ ) is discharged. Once  $V_{SS}$  is discharged completely, the device initiates a new SS. This process repeats until the fault condition is removed.



#### **Over-Voltage Protection (OVP)**

The MPM3806 monitors VFB to detect overvoltage (OV) conditions. If V<sub>FB</sub> exceeds 115% of V<sub>REF</sub>, then the converter enters its dynamic regulation period. During this period, the LS-FET remains on until its current reaches -1.2A. This process discharges V<sub>OUT</sub> to keep it within its normal range. If the OV condition still remains after this process, there is a 1.5µs delay before the LS-FET turns on again. Once V<sub>FB</sub> drops below 105% of V<sub>REF</sub>, the converter exits the regulation period. If the dynamic regulation period cannot prevent V<sub>OUT</sub> from increasing, and a 6.1V V<sub>IN</sub> is detected, then over-voltage protection (OVP) is triggered. The device stops switching until V<sub>IN</sub> drops below 6V. Once V<sub>IN</sub> drops below 6V, the MPM3806 resumes normal operation.

#### Power Good (PG) Indicator

The MPM3806 has a power good (PG) output that indicates whether the converter is operating normally after start-up. PG is the open drain of an internal MOSFET. It is recommended that this MOSFET's maximum on resistance be below 400 $\Omega$ . PG can be connected to V<sub>IN</sub> or an external voltage source via an external resistor (10k $\Omega$  to 100k $\Omega$ ). Once V<sub>IN</sub> is applied, the MOSFET turns on and PG is pulled to GND before SS is ready. Once V<sub>FB</sub> reaches 90% of V<sub>REF</sub>, PG is pulled high by the external voltage source. If V<sub>FB</sub> drops to 85% of V<sub>REF</sub>, then the PG voltage (V<sub>PG</sub>) is pulled to GND to indicate an output failure.

If  $V_{IN}$  and  $V_{EN}$  are not available, and PG is pulled up via an external power supply, then PG self-biases and asserts. If a  $100k\Omega$  pull-up resistor is being used, then  $V_{PG}$  should be below 0.7V.



### APPLICATION INFORMATION

#### **Setting the Output Voltage**

The external resistor divider sets the MPM3806's adjustable  $V_{\text{OUT}}$ . Select a FB resistor (R4) to reduce the  $V_{\text{OUT}}$  leakage current (typically between  $10k\Omega$  and  $100k\Omega$ ). R5 can then be calculated using Equation (3):

$$R5 = \frac{R4}{\frac{V_{OUT}}{0.6} - 1}$$
 (3)

Figure 8 shows the FB network.




Figure 8: Feedback Network

Table 1 shows the recommended resistances for common output voltages.

Table 1: Resistances for Common Output Voltages

<b>V</b> оит <b>(V)</b>	R4 (kΩ)	R5 (kΩ)
1	30.9 (1%)	47 (1%)
1.2	100 (1%)	100 (1%)
1.8	36 (1%)	18 (1%)
2.5	51 (1%)	16 (1%)
3.3	68 (1%)	15 (1%)

For the fixed-output version of the MPM3806, it is not necessary to connect the external resistor divider. Do not float the FB pin.

#### Frequency Scaling at Low Input Voltages

Under heavy-load conditions, the HS-FET voltage decreases as  $t_{\text{ON}}$  increases, and the duty cycle is extended. If  $t_{\text{OFF\_MIN}}$  is reached at a low  $V_{\text{IN}}$  under heavy-load conditions, then  $f_{\text{SW}}$  scales down. To maintain a constant  $f_{\text{SW}}$  at heavy loads, a larger  $V_{\text{OUT}}$  is required for a larger  $V_{\text{IN}}$ . For a 1.8V  $V_{\text{OUT}}$  at a 1A load,  $V_{\text{IN}}$  should be above 2.9V to keep  $f_{\text{SW}}$  above 2MHz. If  $f_{\text{SW}}$  begins to scale down,  $V_{\text{IN}}$  can be estimated with Equation (4):

$$V_{IN} = \frac{V_{OUT} + R_{DS(ON)\_HS} \times I_{OUT}}{1 - \frac{t_{OFF\_MIN}}{400 \times 10^{-9}}}$$
(4)

Where the maximum t<sub>OFF MIN</sub> is 125ns. (10)

#### Note:

10) Guaranteed by design and bench characterization. Not tested in production.

## Selecting the Input Capacitor

The step-down converter has a discontinuous input current ( $I_{IN}$ ), and requires a capacitor to supply AC current to the converter while maintaining the DC  $V_{IN}$ . For the best performance, it is recommended to use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are strongly recommended due to their low ESR and small temperature coefficients. For most applications, a  $10\mu F$  capacitor is sufficient. Higher output voltages may require a  $22\mu F$  capacitor to increase system stability.

The input capacitor ( $C_{IN}$ ) requires an adequate ripple current rating to absorb the switching  $I_{IN}$ .

The input capacitor's RMS current rating (I<sub>CIN</sub>) can be estimated using Equation (5):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \sqrt{1 - \frac{V_{OUT}}{V_{IN}}}$$
 (5)

The worst-case scenario occurs at  $V_{IN} = 2 \times V_{OUT}$ , which can be calculated using Equation (6):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
 (6)

For simplification, choose an input capacitor with an RMS current that exceeds half of the maximum load current.

 $C_{\text{IN}}$  can be an electrolytic, tantalum, or ceramic capacitor. When using electrolytic or tantalum capacitors, place a small, high-quality,  $0.1\mu\text{F}$  ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that the capacitor has enough capacitance to prevent excessive voltage ripple at the input. The input voltage ripple ( $\Delta V_{\text{IN}}$ ) can be estimated using Equation (7):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(7)



#### **Selecting the Output Capacitor**

The output capacitor ( $C_{OUT}$ ) stabilizes the DC  $V_{OUT}$ . It is recommended to use ceramic capacitors for  $C_{OUT}$ , particularly low-ESR capacitors as they effectively limit the output voltage ripple ( $\Delta V_{OUT}$ ).  $\Delta V_{OUT}$  can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}\right) (8)$$

Where  $L_1$  is the inductance, and  $R_{\text{ESR}}$  is the output capacitor's ESR.

When using ceramic capacitors, the capacitance dominates the impedance at  $f_{SW}$  and causes the majority of  $\Delta V_{OUT}$ . For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L_1 \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \quad (9)$$

Ceramic capacitors with X7R or X5R dielectrics are highly recommended due to their low ESR and small temperature coefficients.

For tantalum or electrolytic capacitors, the ESR dominates the impedance at  $f_{SW}$ . For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}} \quad (10)$$

The characteristics of  $C_{\text{OUT}}$  can also affect the regulation system's stability.

#### **Output Discharge Blocking**

If the device is disabled, an internal resistive discharge path between the OUT\_S pin and GND is enabled to discharge C<sub>OUT</sub>. The discharge path can be blocked by adding an external capacitor between V<sub>OUT</sub> and the OUT\_S pin (see Figure 9).




Figure 9: Circuit with Vout Discharge Blocking

Discharge blocking is only supported by the adjustable-output version. For the fixed-output versions, connect the OUT\_S pin directly to the output to regulate  $V_{\text{OUT}}$ .

To avoid influencing the loop and load transient, choose the blocking capacitor to be between 10nF and 100nF. A larger-value blocking capacitor does not have an impact on loop performance, but is physically larger and is typically unnecessary for the best results.




### PCB Layout Guidelines (11)

Efficient PCB layout is critical for stable operation. The MPM3806's integrated inductor simplifies the schematic and layout design, but some considerations should still be taken to ensure proper operation. A 4-layer layout is recommended to reduce EMC and improve thermal performance. For the best results, refer to Figure 10 and follow the guidelines below:


- 1. Place the high-current paths (GND and VIN) very close to the IC using short, direct, and wide traces.
- 2. Use large copper areas to minimize conduction loss and thermal stress.
- Place the ceramic input capacitors as close to VIN as possible.
- 4. Place several vias close to the capacitor's GND terminal and the GND pin on the IC to reduce high-frequency noise.
- Place the FB resistors as close to the FB pin as possible to make the FB trace as short as possible.
- 6. Use multiple vias to connect the power planes to the internal layer.

#### Note:


11) The recommended PCB layout is based on Figure 11 on page 25.




**Top Layer** 



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk
Figure 10: Recommended PCB Layout

11/7/2022



## TYPICAL APPLICATION CIRCUITS




Figure 11: Typical Application (Adjustable Output, Vout = 1.2V)




Figure 12: Typical Application (Adjustable Output, Vout = 1.8V)



## **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 13: Typical Application (Fixed Output, Vout = 1.2V)




Figure 14: Typical Application (Fixed Output, Vout = 1.8V)


0.60



0.20 REF

## **PACKAGE INFORMATION**

# QFN-15 (3mmx4mmx1.6mm) Wettable Flank



BSC BSC 0.35 PIN 1 ID 0.45 0.35 0.15x45° TYP 0.70 NOTE 2 0.60 0.70 0.70 TYP 0.25 REF 0.60 BSC 0.25 0.35 0.85 0.20 REF 0.95

0.75

**TOP VIEW** 


\_\_\_\_\_


SIDE VIEW

0.00

0.05

**BOTTOM VIEW** 






## NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB METAL TRACE AND VIA ARE NOT ALLOWED TO CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY.
- 3) THE LEAD SIDE IS WETTABLE.
- 4) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-220.
- 6) DRAWING IS NOT TO SCALE.

**RECOMMENDED LAND PATTERN** 



## **CARRIER INFORMATION**



Part Number	Package Description	Quantity /Reel	Quantity /Tube	Quantity /Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPM3806GLE- AEC1-Z MPM3806GLE-12- AEC1-Z MPM3806GLE-18- AEC1-Z	(3mmx4mmx1.6mm)	2500	N/A	N/A	13in	12mm	8mm



## **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	11/7/2022	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

11/7/2022