MPQ4324E



42V Load Dump Tolerant, 4A Peak Current, Ultra-Compact, Low-I_Q, Synchronous Step-Down Converter, AEC-Q100 Qualified

DESCRIPTION

The MPQ4324E is a configurable-frequency (350kHz to 2.5MHz), synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). The device provides up to 4A peak of highly efficient output current (I_{OUT}) with peak current mode control.

The wide 3.3V to 36V input voltage (V_{IN}) range and 42V load dump tolerance accommodates a variety of step-down applications in automotive input environments. A 1µA shutdown current (I_{SD}) allows the device to be used in battery-powered applications.

High power conversion efficiency across a wide load range is achieved by scaling down the switching frequency (f_{SW}) under light-load conditions to reduce switching and gate driver losses. An open-drain power good (PG) signal indicates whether the output voltage (V_{OUT}) is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback helps prevent inductor current (I_L) runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation. High duty cycle and low-dropout (LDO) mode are provided for automotive cold-crank conditions.

The MPQ4324E is available in a QFN-12 (2mmx3mm) package with wettable flanks, and is AEC-Q100 qualified.

FEATURES

Designed for Automotive Applications:

- Survives 42V Load Dump
- Supports 3.1V Cold Crank
- Up to 3A of Continuous Output Current (I_{OUT})
- Up to 4A Peak I_{OUT}
- Continuous Operation Up to 36V
- -40°C to +150°C Junction Temperature (T_J) Operation Range

FEATURES (continued)

Increases Battery Life:

- 1µA Shutdown Supply Current (I_{SD})
- 20μA Sleep Mode Quiescent Current (I_Q)
- Advanced Asynchronous Modulation (AAM) Mode Increases Efficiency under Light Loads

High Performance for Improved Thermals:

- o Integrated 70m Ω High-Side and 50m Ω Low-Side MOSFETs
- 65ns Minimum On Time (t_{ON MIN})
- 50ns Minimum Off Time (t_{OFF MIN})

Optimized for EMC/EMI:

- Frequency Spread Spectrum (FSS)
 Modulation
- Symmetric VIN Pinout
- o CISPR25 Class 5 Compliant
- 350kHz to 2.5MHz Configurable Switching Frequency (f_{SW})
- MeshConnect[™] Flip-Chip Package

Additional Features:

- Power Good (PG) Output
- Low-Dropout (LDO) Mode
- Hiccup Over-Current Protection (OCP)
- Fixed Output Options ⁽¹⁾: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, 5V
- Available in a QFN-12 (2mmx3mm)
 Package with Wettable Flanks
- Available in AEC-Q100 Grade 1

APPLICATIONS

- Automotive Infotainment
- Automotive Clusters
- Advanced Driver-Assistance Systems (ADAS)
- Industrial Power Systems

Note:

 See the Ordering Information section on page 3 for details regarding the fixed-output versions. Additional output voltages may be available. Contact MPS for details.

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION




Figure 1: Typical Application (Adjustable Output)





Figure 2: Typical Application (Fixed Output)





ORDERING INFORMATION

Part Number (2)*	Package	Top Marking	MSL Rating**
MPQ4324EGDE-AEC1 ***	QFN-12 (2mmx3mm)	See Below	1

* For Tape & Reel, add suffix -Z (e.g. MPQ4324EGDE-AEC1-Z).

**Moisture Sensitivity Level Rating

***Wettable flank

Notes:

2) Additional output voltages may be available. Contact MPS for details.

TOP MARKING (MPQ4324EGDE-AEC1)


BXV YWW

LLLL

BXV: Production code of MPQ4324EGDE-AEC1

Y: Year code WW: Week code LLLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

Din #	Name	Description
Pin #	Name	Description
1, 11	PGND	Power ground.
2, 10	VIN	Input supply. The VIN pins supply power to the internal control circuitry and the power MOSFET connected to the SW pin. The two VIN pins are connected internally. Place a decoupling capacitor connected to PGND as close as possible to each VIN pin to minimize switching spikes.
3	воот	Bootstrap. The BOOT pin is the positive power supply for the high-side MOSFET (HS-FET) driver connected to SW. Connect a bypass capacitor between the BOOT and SW pins.
4	FREQ	Switching frequency configuration. Connect a resistor between the FREQ pin and AGND to set the switching frequency (f _{SW}).
5	VCC	Bias supply. The VCC pin is the output of the internal regulator that supplies power to the internal control circuitry and gate drivers. Place a >1µF decoupling capacitor between VCC and AGND, as close as possible to the VCC pin.
6	AGND	Analog ground.
7	FB	Feedback input. The FB pin is the negative input of the error amplifier (EA), and its typical value is 0.8V. For the fixed-output versions, connect FB directly to the output voltage (Vout). For the adjustable-output version, connect FB to the middle point of the external feedback divider between the output and AGND to set Vout.
8	PG	Power good output. The PG pin is an open drain. If PG is used, connect PG to a power source via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, then PG goes high. If V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG goes low. Float PG if not used.
9	EN	Enable. Pull EN above 1.02V to turn the converter on; pull the EN pin below 0.85V to turn it off. EN does not require an internal pull-up or pull-down resistor. Do not float EN.
12	SW	Switch node. The SW pin is the source of the HS-FET and the drain of the low-side MOSFET (LS-FET).



ABSOLUTE MAXIMUM RATINGS (3) VIN, EN...... 42V for automotive load dump (4) VIN, EN.....-0.3V to +40V SW.....--0.3V to $V_{IN(MAX)} + 0.3V$ BOOT......V_{SW} + 5.5V FREQ, VCC......5.5V All other pins.....-0.3V to +6V Continuous power dissipation ($T_A = 25$ °C) (5) QFN-12 (2mmx3mm) 3.5W (9) Operating junction temperature +150°C Lead temperature.....+260°C Storage temperature.....-65°C to +150°C ESD Ratings Human body model (HBM)Class 2 (6) Charged-device model (CDM)......Class C2b (7) **Recommended Operating Conditions** Supply voltage (V_{IN})......3.3V to 36V Minimum V_{IN} for start-up3.9V Minimum V_{IN} after start-up3.1V Output voltage (V_{OUT})......0.8V to 0.95 x V_{IN} Operating junction temp (T_J)

.....-40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}$ JC	
QFN-12 (2mmx3mm)			
JESD51-7	60	7.3.	°C/W ⁽⁸⁾
EVQ4324E-D-00A	35.5		°C/W (9)
		$oldsymbol{\psi}_{JT}$	
JESD51-7		1.1	°C/W ⁽⁸⁾
EVQ4324E-D-00A			

Notes:

- Absolute maximum ratings are rated under room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
- 4) Refer to ISO16750.
- 5) The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{\rm J}$ (MAX), the junction-to-ambient thermal resistance, $\theta_{\rm JA}$, and the ambient temperature, $T_{\rm A}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{\rm D}$ (MAX) = $(T_{\rm J}$ (MAX) $T_{\rm A}$) / $\theta_{\rm JA}$. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Per AEC-Q100-002.
- 7) Per AEC-Q100-011.
- 8) Obtained based on a JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application, the value of θ_{JC} shows the thermal resistance from junction-to-case bottom, and the value of Ψ_{JT} shows the characterization parameter from junction-to-case top
- 9) Measured on an MPS MPQ4324E standard EVB: 8.3cmx8.3cm, 2oz copper thickness, 4-layer PCB. The value of $\Psi_{\rm JT}$ shows the characterization parameter from junction-to-case top.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_{J} = -40$ °C to +150°C, typical values are at $T_{J} = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply						
V _{IN} under-voltage lockout (UVLO) rising threshold	VIN_UVLO_RISING		3.4	3.65	3.9	V
V _{IN} UVLO falling threshold	VIN_UVLO_FALLING		2.6	2.9	3.1	V
V _{IN} UVLO hysteresis	VIN_UVLO_HYS			750		mV
		$V_{FB} = 0.85V$, no load, $T_J = 25$ °C		20	28	μA
VIN quiescent current	ΙQ	$V_{FB} = 0.85V$, no load, $T_J = -40^{\circ}C$ to $+125^{\circ}C$ (10)			34	μΑ
		$V_{FB} = 0.85V$, no load, $T_{J} = -40$ °C to +150°C			80	μA
VIN quiescent current (switching) (10)	I _{Q_SWITCHING}	Switching, $R_{FB1} = 1M\Omega$, $R_{FB2} = 191k\Omega$, no load		25		μA
VIN shutdown current	Isp	V _{EN} = 0V		1	10	μΑ
V _{IN} over-voltage protection (OVP) rising threshold	VIN_OVP_RISING		35.5	37.5	40	V
V _{IN} OVP falling threshold	V _{IN_OVP_FALLING}		34.5	36.5	39	V
V _{IN} OVP hysteresis	VIN_OVP_HYS			1		V
Switches and Frequency						
Internal switching		$R_{FREQ} = 86.6k\Omega$	332	415	498	kHz
frequency without frequency spread	fsw	$R_{FREQ} = 34.8k\Omega$	900	1000	1100	kHz
spectrum (FSS)		$R_{FREQ} = 15k\Omega$	1980	2200	2420	kHz
FSS span				±10		%
FSS modulation frequency				15		kHz
Minimum on time (10)	t _{ON_MIN}			65	80	ns
Minimum off time (10)	toff_min			50	70	ns
Maximum duty cycle	D _{MAX}		98	99.5		%
Switch leakage current	Isw_lkg	$V_{EN} = 0V$, $V_{SW} = V_{BOOT} = 0V$ or V_{IN} ($T_J = 25$ °C)		0.01	1	μA
Switch leakage current	ISW_LKG	$V_{EN} = 0V$, $V_{SW} = V_{BOOT} = 0V$ or V_{IN} ($T_J = -40^{\circ}C$ to $+150^{\circ}C$)		0.01	5	μΑ
High-side MOSFET (HS- FET) on resistance	Rds(on)_hs	V _{BOOT} - V _{SW} = 5V		70	130	mΩ
Low-side MOSFET (LS-FET) on resistance	Rds(ON)_Ls	Vcc = 5V		50	90	mΩ
Output and Regulation						
FB voltage (adjustable-	V_{FB}	T _J = 25°C	0.794	0.8	0.806	V
output version)	V FB	$T_J = -40$ °C to +150°C	0.79	0.8	0.81	V
FB input current	I _{FB}	Adjustable-output version		0	100	nA
V _{OUT} discharge current	IDISCHARGE	$V_{EN} = 0V$, $V_{OUT} = 0.3V$	2	4		mA

6



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, typical values are at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
воот						
BOOT - SW refresh rising	VBOOT_RISING			2.5	2.9	V
BOOT - SW refresh falling	VBOOT_FALLING			2.3	2.7	V
BOOT - SW refresh hysteresis	V _{BOOT_HYS}			0.2		V
Enable (EN)						
EN rising threshold	V _{EN_RISING}		0.97	1.02	1.07	V
EN falling threshold	VEN_FALLING		0.8	0.85	0.9	V
EN threshold hysteresis	V _{EN_HYS}			170		mV
Soft Start (SS) and VCC						
Soft-start time	tss	EN high to SS finishes	3	5	7	ms
VCC voltage	Vcc	Ivcc = 0	4.7	5	5.3	V
VCC regulation		$I_{VCC} = 30mA$		1		%
VCC current Limit	ILIMIT_VCC	Vcc = 4V	50	70		mA
Power Good (PG)						
PG rising threshold (V _{FB} / V _{REF})	PG _{VTH_RISING}	Vout rising	93	94.5	96	
		V _{OUT} falling	104	105.5	107	
PG falling threshold (V _{FB} / V _{REF})	PGvth_falling	Vout falling	91.5	93	94.5	%
r G failing timeshold (VFB / VREF)	F GVTH_FALLING	Vout rising	105.5	107	108.5	,,,
PG threshold hysteresis (V _{FB} / V _{REF})	PG _{VTH_HYS}			1.5		
PG output voltage low	V_{PG_LOW}	Isink = 1mA		0.1	0.3	V
PG rising deglitch time	t _{PG_R}			70		μs
PG falling deglitch time	t _{PG_F}			60		μs
Protections						
High-side (HS) peak current limit	I _{LIMIT_HS}	Duty cycle = 30%	4.9	6.5	7.9	А
Low-side (LS) valley current limit	ILIMIT_LS		3.8	5	6.8	А
Zero-current detection (ZCD) threshold	Izco		-0.05	0.05	+0.15	А
Thermal shutdown (10)	T _{SD}		160	175	185	°C
Thermal shutdown hysteresis ⁽¹⁰⁾	T _{SD_HYS}			20		°C


Note:


¹⁰⁾ Not tested in production. Guaranteed by design and characterization.





TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$, unless otherwise noted.




















TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 12V, unless otherwise noted.





















TYPICAL PERFORMANCE CHARACTERISTICS



















 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 2.2\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25$ °C, unless otherwise noted.








 $f_{SW} = 415kHz, R_{FB1} = 100k\Omega,$ $R_{FB2} = 19.1k\Omega, L = 5.6\mu H,$



Efficiency vs. Load Current


 $f_{SW} = 415kHz$, $R_{FB1} = 100k\Omega$, $R_{FB2} = 19.1k\Omega, L = 5.6\mu H,$




Efficiency vs. Load Current


 $f_{SW} = 415kHz$, L = 5.6µH, $DCR = 14.5m\Omega$ 100 95 **EFFICIENCY (%)** 90 85 80 VIN=8V 75 VIN=12V 70 VIN=18V VIN=36V 65 1 10 100 1000 LOAD CURRENT (mA)


Efficiency vs. Load Current


























 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 2.2\mu$ H, $C_{OUT} = 22\mu$ F x 2, $T_A = 25$ °C, unless otherwise noted.














Load Regulation





Line Regulation





































 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 2.2\mu H$, $C_{OUT} = 22\mu F$ x 2, $T_A = 25$ °C, unless otherwise noted. (11)


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 2.2MHz$, $L = 2.2\mu H$, $C_{OUT} = 22\mu F$ x 2, $T_A = 25$ °C, unless otherwise noted. (11)


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 415$ kHz, $L = 5.6\mu$ H, $C_{OUT} = 47\mu$ F x 2, $T_A = 25$ °C, unless otherwise noted. (12)


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz






 $V_{IN} = 12V$, $V_{OUT} = 5V$, $f_{SW} = 415$ kHz, $L = 5.6\mu$ H, $C_{OUT} = 47\mu$ F x 2, $T_A = 25$ °C, unless otherwise noted. (12)


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions


Vertical, 30MHz to 1GHz




Note:

- 11) The EMC test results are based on Figure 16 on page 37.
- 12) The EMC test results are based on Figure 17 on page 38.























 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 2.2 μ H, C_{OUT} = 22 μ F x 2, T_A = 25°C, unless otherwise noted.



© 2023 MPS. All Rights Reserved.







FUNCTIONAL BLOCK DIAGRAM




Figure 3: Functional Block Diagram (Adjustable-Output Version)




Figure 4: Functional Block Diagram (Fixed-Output Version)

OPERATION

The MPQ4324E is a synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). It can achieve up to 4A peak of highly efficient output current (I_{OUT}) with peak current mode control.

The device features a wide input voltage (V_{IN}) range, configurable 350kHz to 2.5MHz switching frequency (f_{SW}), internal soft start (SS), and precision current limiting. The MPQ4324E's low operational quiescent current (I_Q) makes it well-suited for battery-powered applications.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ4324E operates with fixed-frequency, peak current mode control to regulate the output voltage (V_{OUT}). A pulse-width modulation (PWM) cycle is initiated by the internal clock. At the rising edge of the clock, the HS-FET turns on and remains on until the control signal reaches the value set by the internal COMP voltage (V_{COMP}).

When the HS-FET is off, the LS-FET turns on and remains on until the next cycle starts or the inductor current (I_L) drops below the zero-current detection (ZCD) threshold. The LS-FET remains off for at least the minimum off time (t_{OFF_MIN}) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by V_{COMP} within one PWM period, the HS-FET remains on and skips a turn-off operation. The HS-FET is forced off until it reached the value set by COMP, or its maximum on time (t_{ON_MAX}) $(7\mu s)$ is reached. This mode extends the duty cycle, which achieves low dropout while $V_{IN} \approx V_{OUT}$.

Light-Load Operation

The MPQ4324E works in advanced asynchronous modulation (AAM) mode to optimize efficiency under light-load and no-load conditions.

When I_L approaches 0A under light loads, the MPQ4324E initiates asynchronous operation. If the load decreases further and V_{COMP} drops below the set value, the MPQ4324E enters AAM mode (see Figure 5).




Figure 5: AAM Mode

In AAM mode, the internal clock resets every time V_{COMP} crosses the set value, and the crossover time is used as a benchmark for the next clock. When the load increases and V_{COMP} exceeds the set value, the device operates in continuous conduction mode (CCM) or discontinuous conduction mode (DCM) with a constant f_{SW} .

Error Amplifier (EA)

The error amplifier (EA) compares the feedback (FB) voltage (V_{FB}) to the internal reference voltage (V_{REF}) (typically 0.8V), and outputs a current proportional to the difference between the two voltages. This current charges the compensation network to set V_{COMP} , which controls the power MOSFET's duty cycle.

During normal operation, the minimum V_{COMP} is clamped to 0.5V, and the maximum is clamped to 2.5V. If the IC shuts down, V_{COMP} is pulled down to AGND internally.

Frequency Spread Spectrum (FSS)

The MPQ4320C employs a 15kHz modulation frequency and a maximum 128-step triangular profile to spread the internal f_{SW} across a 20% (±10%) window. The steps vary with f_{SW} to ensure that the exact f_{SW} steps cycle by cycle (see Figure 6).




Figure 6: Frequency Spread Spectrum



Side bands are created by modulating f_{SW} via the triangle modulation waveform. The emission power of the fundamental fsw and its harmonics are distributed into smaller pieces, which significantly reduces the peak EMI noise.

Soft Start (SS)

Soft start (SS) is implemented to prevent V_{OUT} from overshooting during start-up. The soft-start time (t_{SS}) is fixed internally.

Once SS is initiated, the soft-start voltage (V_{SS}) rises from 0V to 1.2V with a set slew rate. If V_{SS} drops below the internal V_{REF} (0.8V), then V_{SS} takes over and the EA uses V_{SS} as its reference. If V_{SS} exceeds V_{REF} , the EA uses V_{REF} as its reference.

During start-up through EN, the first pulse occurs after about 830µs. During this period, the VCC voltage (V_{CC}) is regulated, the internal bias is generated, and the compensation network is charged. After another 2.9ms, V_{OUT} ramps up and reaches its set value. SS is complete after another 1.5ms. PG is also pulled high after a 70us delay.

Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up, this means that the output has a pre-biased voltage. Both the HS-FET and LS-FET remain off until Vss exceeds V_{FB}.

Thermal Shutdown

Thermal shutdown prevents the device from operating at exceedingly high temperatures and protects it from thermal runaway. If the die temperature exceeds its upper threshold (about 175°C), the device shuts down. Once the temperature drops below 155°C, the device restarts and resumes normal operation.

Start-Up and Shutdown

If both V_{IN} and the EN voltage (V_{EN}) exceed their respective thresholds, the IC starts up. The reference block starts up first to generate a stable V_{REF} and reference currents. Then the internal regulator is enabled to provide a stable supply for the remaining circuitries.

Once the internal supply rail is up, the internal circuits begin operating. If the BOOT voltage (V_{BOOT}) does not reach its refresh rising threshold (about 2.5V), then the LS-FET turns on to charge BOOT. The HS-FET remains off during this charging period. When the soft start block is enabled, V_{OUT} starts to ramp up slowly and smoothly until it reaches its target voltage. Vout should reach its target voltage within 5ms.

Three events can shut down the chip: EN going low, V_{IN} falling below its UVLO threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V_{COMP} is pulled down and the floating driver disables the HS-FET.



APPLICATION INFORMATION

Figure 7 shows the MPQ4324E's typical application circuit.




Figure 7: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz)

Table 1: Design Guide Index

Pin#	Pin Name	Component	Design Guide Index			
1, 11	PGND	-	GND Connection (GND, Pins 1, 6, and 11)			
2, 10	VIN	C1A, C1B, C1C, C1D	Selecting the Input Capacitors (VIN, Pins 2 and 10)			
3	BOOT	R4, C4	Floating Driver and Bootstrap Charging (BOOT, Pin 3)			
4	FREQ	R3	Setting the Switching Frequency (FREQ, Pin 4)			
5	VCC	C3	Internal VCC (VCC, Pin 5)			
6	AGND	-	GND Connection (GND, Pins 1, 6, and 11)			
7	FB	R5, R6	Feedback (FB, Pin 7)			
8	PG	R7	Power Good (PG) Indicator (PG, Pin 8)			
9	EN	R1, R2	Enable and Under-Voltage Lockout (UVLO) (EN, Pin 9)			
12	sw	L1, C2A, C2B	Selecting the Inductor (SW, Pin 12) Selecting the Output Capacitors (SW, Pin 12)			



GND Connection (Pins 1, 6, and 11)

See the PCB Layout Guidelines on page 34 for more details.

Selecting the Input Capacitors (VIN, Pins 2 and 10)

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

For most applications, a $4.7\mu F$ to $10\mu F$ capacitor is sufficient. It is strongly recommended to use an additional, lower-value capacitor (e.g. $0.1\mu F$) with a small package size (e.g. 0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and PGND as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (1):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (1)

The worst-case condition occurs at $V_{IN} = 2 x V_{OUT}$, which can be calculated with Equation (2):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
 (2)

For simplification, choose an input capacitor with maximum load current (I_{LOAD_MAX}). C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. $0.1\mu F$) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (3):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (3)

Floating Driver and Bootstrap Charging (BOOT, Pin 3)

The bootstrap capacitor (C4, also called C_{BOOT}) is recommended to be between 22nF and 100nF.

It is not recommended to place a resistor (R_{BOOT}) in series with C_{BOOT} , unless there is a strict EMI requirement. R_{BOOT} reduces EMI and voltage stress at high input voltages; however, it also generates additional power consumption and reduces efficiency. If necessary, R_{BOOT} should be less than 4Ω .

The voltage between the BOOT and SW pins $(V_{BOOT-SW})$ is regulated to about 5V by the dedicated internal bootstrap regulator. If $V_{BOOT-SW}$ drops below its regulated value, then an N-channel MOSFET pass transistor connected between VCC and BOOT turns on to charge C_{BOOT} . The external circuit should provide enough voltage headroom to facilitate charging.

When the HS-FET is on, V_{BOOT} is higher than V_{CC} , so C_{BOOT} cannot charge. At higher duty cycles, the time available for bootstrap charging is shorter, so the bootstrap capacitor may not charge sufficiently. If the external circuit has an insufficient voltage and time to charge C_{BOOT} , extra external circuitry can be used to ensure that V_{BOOT} remains within its normal operating range.

If V_{BOOT} falls below its UVLO threshold, then the HS-FET turns off and the LS-FET turns on for $t_{\text{OFF MIN}}$ to refresh V_{BOOT} via the set f_{SW} .

Setting the Switching Frequency (FREQ, Pin 4)

A frequency resistor (R3, also called R_{FREQ}) can be used to set the MPQ4324E's internal f_{SW} (see Table 2 on page 31 and the f_{SW} vs. R_{FREQ} curves on page 15).

Place R_{FREQ} between the FREQ pin and AGND, as close as possible to the IC.

Table 2 on page 31 shows the recommended resistances for different switching frequencies.

Ta	hl	Δ	2.	few	ve	R	FRFQ
10	v	•	Z .	1.5VV	v .s.	1	FRFO

R _{FREQ} (kΩ)	fsw (kHz)	R _{FREQ} (kΩ)	fsw (kHz)
100	355	30.1	1150
93.1	385	26.1	1300
86.6	415	22.6	1450
80.6	450	20.5	1600
75	480	19.6	1750
68.1	520	17.8	1900
59	600	16.2	2050
51.1	700	15	2200
40.2	850	14.3	2350
34.8	1000	13.3	2500

It is not possible to have both a high f_{SW} and a high V_{IN} due to the HS-FET's limited minimum on time (t_{ON_MIN}). The MPQ4324E's control loop automatically sets the maximum possible f_{SW} to the set frequency, which also reduces excessive power loss. V_{OUT} is regulated by varying the duration of the HS-FET's off time, which reduces f_{SW} .

The device is guaranteed to adhere to the HS-FET's t_{ON_MIN} . An advantage of this method is that the device operates at the target f_{SW} for as long as possible, and f_{SW} only changes when the device operates at high input voltages. For more details, see the f_{SW} vs. V_{IN} curve on page 15, where $R_{FREO} = 15k\Omega$, and $V_{OUT} = 3.3V$.

Internal VCC (VCC, Pin 5)

The VCC capacitance (C3) is recommended to be $1\mu F$.

Most of the internal circuitry is powered by the internal, 5V VCC regulator. This regulator uses V_{IN} as its input and operates across the entire V_{IN} range. If V_{IN} exceeds 5V, then V_{CC} is in full regulation. If V_{IN} drops below 5V, then the VCC output degrades.

Feedback (FB, Pin 7)

For the adjustable-output version, the typical feedback voltage (V_{FB}) is 0.8V. The external resistor dividers (R6 and R5) connected to FB set V_{OUT} (see Figure 8).




Figure 8: Feedback Divider Network for Adjustable-Output Version

Calculate the value of R6 with Equation (4):

$$R6 = \frac{R5}{\frac{V_{OUT}}{0.8V} - 1}$$
 (4)

For the fixed-output version, the FB resistor dividers (R_{FB1} and R_{FB2}) are integrated internally (see Figure 9). Connect FB directly to V_{OUT} to set V_{OUT} . The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, or 5V.




Figure 9: Feedback Divider Network for Fixed-Output Version

Table 3 shows the relationship between the internal R_{FB} and V_{OUT} .

Table 3: RFB vs. Vout

V out (V)	R _{FB1} (kΩ)	R _{FB2} (kΩ)
1	64	256
1.8	320	256
2.5	544	256
3	704	256
3.3	800	256
3.8	960	256
5	1344	256

Power Good Indicator (PG, Pin 8)

The PG resistor (R7, also called R_{PG}) should have a resistance of about $100k\Omega$.

The MPQ4324E includes an open-drain power good (PG) output that indicates whether V_{OUT} is within its nominal range.

If using PG, connect it to a logic high power source (e.g. 3.3V) via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, PG goes high. if V_{OUT} is above 107% or below 93% of the nominal voltage, PG goes low. Float PG if it is not used.

Enable and Under-Voltage Lockout (UVLO) (EN, Pin 9)

The EN pin is a digital control pin that turns the converter on and off.

Enabled by an External Logic High/Low Signal

If the EN voltage (V_{EN}) reaches 0.7V, the bottom gate (BG) does not turn on until V_{IN} exceeds 2.7V. BG then provides an accurate reference voltage for the EN threshold. Pull EN above its rising threshold (about 1.02V) to enable the device. Pull EN below 0.85V to shut down the device.

There is no internal pull-up or pull-down resistor connected to the EN pin. Do not float EN. If the control signal cannot give an accurate high or low logic, then an external pull-up or pull-down resistor is required.

Configurable V_{IN} Under-Voltage Lockout (UVLO) Threshold

The MPQ4324E has an internal, fixed undervoltage lockout (UVLO) threshold. The rising threshold is 3.65V, and the falling threshold is about 2.9V. For applications that need a higher UVLO, place an external resistor divider between VIN and EN to raise the equivalent UVLO threshold (see Figure 10).




Figure 10: Adjustable UVLO Using EN Divider

The UVLO rising threshold ($V_{IN_UVLO_RISING}$) can be calculated with Equation (5):

$$V_{\text{IN_UVLO_RISING}} = (1 + \frac{R_1}{R_2}) \times V_{\text{EN_RISING}}$$
 (5)

Where V_{EN RISING} is 1.02V.

The UVLO falling threshold (V_{IN_UVLO_FALLNG}) can be calculated with Equation (6):

$$V_{\text{IN_UVLO_FALLING}} = \left(1 + \frac{R_1}{R_2}\right) \times V_{\text{EN_FALLING}}$$
 (6)

Where V_{EN FALLING} is 0.85V.

If EN is not used to turn the IC on and off, connect EN to a high-voltage source (e.g. VIN) to turn the device on by default.

Selecting the Inductor (SW, Pin 12)

The inductance (L) can be estimated with Equation (7):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{I}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (7)

Where ΔI_L is the peak-to-peak inductor ripple current.

A 1µH to 10µH inductor with a DC current rating at least 25% greater than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, it also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance is to allow the inductor ripple current to be approximately 30% of the maximum load current.

The peak inductor current (I_{L_PEAK}) can be calculated with Equation (8):

$$I_{L_{-PEAK}} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (8)

Choose an inductor that does not saturate under $I_{L\ PEAK}$.

The output voltage ripple (ΔV_{OUT}) can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}) \quad (9)$$

Where L is the inductance, and R_{ESR} is the equivalent series resistance (ESR) of the output capacitor (C_{OUT}).



Selecting the Output Capacitors (SW, Pin 12)

The output capacitor (C_{OUT}) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For the best results, use low-ESR capacitors to keep ΔV_{OUT} low.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple (ΔV_{OUT}) can be calculated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \qquad (10)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
 (11)

When selecting C_{OUT} , consider the allowable overshoot in V_{OUT} if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to C_{OUT} , causing its voltage to rise. To achieve an optimal overshoot relative to the regulated voltage, C_{OUT} can be estimated with Equation (12):

$$C_{OUT} = \frac{I_{OUT}^2 \times L}{V_{OUT}^2 \times ((V_{OUTMAX} / V_{OUT})^2 - 1)}$$
 (12)

Where $V_{\text{OUTMAX}}\,/\,V_{\text{OUT}}$ is the allowable maximum overshoot.

After calculating the capacitance that meets both the ripple and overshoot requirements, choose the larger capacitance.

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4324E can be optimized for a wide range of capacitances and ESR values.

V_{IN} Over-Voltage Protection (OVP)

If V_{IN} exceeds above its over-voltage (OV) rising threshold (typically 37.5V), the MPQ4324E stops switching. Once V_{IN} drops back to the OV falling threshold (typically 36.5V), the device resumes normal operation.

Peak and Valley Current Limits

Both the HS-FET and LS-FET feature cycle-bycycle current-limit protection. If the inductor current (I_L) reaches the high-side (HS) peak current limit (typically 6.5A) while the HS-FET is on, then the HS-FET is forced off immediately to prevent the current from rising further.

When the LS-FET is on, the next clock's rising edge is held until I_L drops below the low-side (LS) valley current limit (typically 5A). This allows I_L to drop to a sufficiently low value when the HS-FET turns on again. This current limit scheme prevents current runaway if an overload or short-circuit event occurs.

Short-Circuit Protection (SCP)

If the output is shorted to ground and V_{OUT} drops below 70% of its nominal value, then the MPQ4324E shuts down and begins discharging V_{SS} . Once V_{SS} is fully discharged, the device restarts with a full soft start. This hiccup process repeats until the fault is removed.

Output Over-Voltage Protection (OVP) and Discharge

If V_{OUT} exceeds 130% of its nominal voltage, the MPQ4324E stops switching. An internal 75 Ω discharge path from FB to AGND discharges V_{OUT} . This discharge path is only active if the output is fixed. Once V_{OUT} drops below 125% of its nominal voltage, the discharge path is disabled and the part resumes normal operation.

For the fixed-output version, the V_{OUT} discharge path also activates if a shutdown through EN occurs while V_{CC} exceeds its under-voltage lockout (UVLO) rising threshold. Once V_{CC} drops to its UVLO threshold, this path is deactivated.




PCB Layout Guidelines (13)

Efficient PCB layout is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 11 and follow the guidelines below:


- 1. Place the symmetric input capacitors as close to VIN and GND as possible.
- 2. Connect a large ground plane directly to PGND.
- 3. If the bottom layer is a ground plane, add vias near PGND.
- 4. Ensure that the high-current paths at PGND and VIN have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- Keep the connection between the input capacitor and VIN as short and wide as possible.
- 7. Place the VCC capacitor as close to VCC and AGND as possible.
- 8. Route SW and BOOT away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors close to the chip, and ensure that the trace that connects to FB is as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

Notes:


13) The recommended PCB layout is based on Figure 7 on page 29.




Top Silk and Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk
Figure 11: Recommended PCB Layout

5/9/2023



TYPICAL APPLICATION CIRCUITS




Figure 12: Typical Application Circuit (Vout = 3.3V, fsw = 2.2MHz)




Figure 13: Typical Application Circuit (V_{OUT} = 5V, f_{SW} = 2.2MHz)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 14: Typical Application Circuit (Vout = 3.3V, fsw = 415kHz)




Figure 15: Typical Application Circuit (Vout = 5V, fsw = 415kHz)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 16: Typical Application Circuit (Vout = 5V, fsw = 2.2MHz with EMI Filters)



TYPICAL APPLICATION CIRCUITS (continued)






Figure 17: Typical Application Circuit (Vout = 5V, fsw = 415kHz with EMI Filters)



PACKAGE INFORMATION


QFN-12 (2mmx3mm) Wettable Flank






TOP VIEW


BOTTOM VIEW







SECTION A-A




NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08
- MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN



CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube (14)	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4324EGDE- AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm

Notes:

14) N/A indicates "not available" in tubes. For 500-piece tape & reel prototype quantities, contact the factory. (The order code for the 500-piece partial reel is "-P"; the tape & reel dimensions remain the same as the full reel.)



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	5/9/2023	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.