1. General description

The 74LVT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (\overline{OE}) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on \overline{OE} causes the outputs to assume a high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs

2. Features and benefits

- Wide supply voltage range from 2.7 to 3.6 V
- Inputs and outputs arranged for easy interfacing to microprocessors
- 3-state outputs for bus interfacing
- · Common output enable control
- Overvoltage tolerant inputs to 5.5 V
- · BiCMOS high speed and output drive
- Direct interface with TTL levels
- Input and output interface capability to systems at 5 V supply
- · Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- · Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- · Power-up reset
- Power-up 3-state
- I_{OFF} circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
- Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C




3.3 V octal D-type transparent latch; 3-state

3. Ordering information

Table 1. Ordering information

Type number	Package	Package								
	Temperature range	Name	Description	Version						
74LVT573D	-40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1						
74LVT573PW	-40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1						
74LVT573BQ	-40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1						


4. Functional diagram



3.3 V octal D-type transparent latch; 3-state

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
ŌE	1	output enable input (active LOW)
D0, D1, D2, D3, D4, D5, D6, D7	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
LE	11	latch enable (active HIGH)
Q0, Q1, Q2, Q3, Q4 ,Q5, Q6, Q7	19, 18, 17, 16, 15, 14, 13, 12	data output
V _{CC}	20	supply voltage

3.3 V octal D-type transparent latch; 3-state

6. Functional description

Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition;

↓ = HIGH-to-LOW latch enable transition;

Z = high-impedance OFF-state; NC = no change; X = don't care.

Operating mode	Control OE	Control LE	Input Dn	Internal register	Output Qn
Load and read register	L	Н	L	L	L
enable			Н	Н	Н
Latch and read register	L	1	I	L	L
			h	Н	Н
Hold	L	L	Х	NC	NC
Disable outputs	Н	L	Х	NC	Z
		Н	Dn	Dn	Z

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Conditions				
V _{CC}	supply voltage			-0.5	+4.6	V	
VI	input voltage		[1]	-0.5	+7.0	V	
Vo	output voltage	output in OFF-state or HIGH-state	[1]	-0.5	+7.0	V	
I _{IK}	input clamping current	V _I < 0 V		-	-50	mA	
I _{OK}	output clamping current	V _O < 0 V		-	-50	mA	
Io	output current	output in LOW-state		-	128	mA	
		output in HIGH-state		-	-64	mA	
T _{stg}	storage temperature			-65	+150	°C	
Tj	junction temperature		[2]	-	150	°C	
P _{tot}	total power dissipation	T _{amb} = -40 °C to +85 °C		-	500	mW	

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

3.3 V octal D-type transparent latch; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.8	V
I _{OH}	HIGH-level output current		-	-	-32	mA
I _{OL}	LOW-level output current		-	-	32	mA
		current duty cycle ≤ 50 %; f _i ≥ 1 kHz	-	-	64	mA
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb} =	-40 °C to	+85 °C	Unit
			Min	Typ [1]	Max	
V _{IK}	input clamping voltage	V _{CC} = 2.7 V; I _{IK} = -18 mA	-1.2	-0.9	-	V
V_{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μ A	V _{CC} - 0.2	V _{CC} - 0.1	-	V
		V _{CC} = 2.7 V; I _{OH} = -8 mA	2.4	2.5	-	V
		V _{CC} = 3.0 V; I _{OH} = -32 mA	2.0	2.2	-	V
V_{OL}	LOW-level output voltage	V _{CC} = 2.7 V; I _{OL} = 100 μA	-	0.1	0.2	V
		V _{CC} = 2.7 V; I _{OL} = 24 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V I _{OL} = 16 mA	-	0.25	0.4	V
		V _{CC} = 3.0 V I _{OL} = 32 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V I _{OL} = 64 mA	-	0.4	0.55	V
$V_{OL(pu)}$	power-up LOW-level output voltage	$V_{CC} = 3.6 \text{ V; } I_O = 1 \text{ mA;}$ [2] $V_I = \text{GND or } V_{CC}$	-	0.13	0.55	V
I _I	input leakage current	all input pins;				
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	1	10	μA
		control pins;				
		V _{CC} = 3.6 V; V _{CC} or GND	-	±0.1	±1	μA
		data pins				
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC}$ [3]	-	0.1	1	μA
		V _{CC} = 3.6 V; V _I = 0 V	-5	-1	-	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$	-	1	±100	μΑ
I _{BHL}	bus hold LOW current	Dn input; $V_{CC} = 3 \text{ V}$; $V_I = 0.8 \text{ V}$ [4]	75	150	-	μΑ
I _{BHH}	bus hold HIGH current	Dn input; $V_{CC} = 3 \text{ V}$; $V_I = 2.0 \text{ V}$	-	-150	-75	μΑ
I _{ВННО}	bus hold HIGH overdrive current	Dn input; V _{CC} = 3.6 V; [4] V _I = 0 V to 3.6 V	-	-	500	μA
I _{BHLO}	bus hold LOW overdrive current	Dn input; V _{CC} = 3.6 V; V _I = 0 V to 3.6 V	-500	-	-	μA

3.3 V octal D-type transparent latch; 3-state

Symbol	Parameter	Conditions		T _{amb} = -40 °C to +85 °C				
						Max	Max	
I _{LO}	output leakage current	Qn output HIGH when $V_0 = 5.5 \text{ V}$ and $V_{CC} = 3.0 \text{ V}$	-	60	125	μΑ		
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OE}} = \text{don't care}$	[5]	-	1	±100	μΑ	
l _{oz}	OFF-state output current	V_{CC} = 3.6 V; V_I = V_{IH} or V_{IL}						
		output HIGH: V _O = 3.0 V		-	1	5	μΑ	
		output LOW: V _O = 0.5 V		-5	-1	-	μΑ	
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V}; V_{I} = \text{GND or } V_{CC};$ $I_{O} = 0 \text{ A}$						
		outputs HIGH		-	0.13	0.19	mA	
		outputs LOW		-	3	12	mA	
		outputs disabled	[6]	-	0.13	0.19	mA	
ΔI _{CC}	additional supply current	per input pin; V _{CC} = 3 V to 3.6 V; one input at V _{CC} - 0.6 V and other inputs at V _{CC} or GND		-	0.1	0.2	mA	
C _I	input capacitance	V _I = 0 V or 3.0 V		-	4	-	pF	
Co	output capacitance	outputs disabled; V _O = 0 V or 3.0 V		-	8	-	pF	

- Typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- [3] Unused pins at V_{CC} or GND.
- This is the bus hold overdrive current required to force the input to the opposite logic state. This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. [4]
- [5] From V_{CC} = 1.2 V to V_{CC} = 3.3 V ± 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.
- I_{CC} is measured with outputs pulled to V_{CC} or GND. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

6 / 15

3.3 V octal D-type transparent latch; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to ground (GND = 0 V); for test circuit see Fig. 9.


Symbol	Parameter	Conditions	T _{amb} =	-40 °C to	+85 °C	Unit
			Min	Typ [1]	Max	
t _{PLH}	LOW to HIGH propagation	LE to Qn; see Fig. 4				
	delay	V _{CC} = 3.0 V to 3.6 V	1.6	3.5	5.6	ns
		V _{CC} = 2.7 V	-	-	6.3	ns
		Dn to Qn; see Fig. 5				
		V _{CC} = 3.0 V to 3.6 V	1.0	2.5	4.2	ns
		V _{CC} = 2.7 V	-	-	4.7	ns
t _{PHL}	HIGH to LOW propagation	LE to Qn; see Fig. 4				
	delay	V _{CC} = 3.0 V to 3.6 V		4.3	6.5	ns
		V _{CC} = 2.7 V	-	-	7.2	ns
		Dn to Qn; see Fig. 5				
		V _{CC} = 3.0 V to 3.6 V		2.7	4.3	ns
		V _{CC} = 2.7 V	-	-	5.2	ns
t _{PZH}	OFF-state to HIGH	OE to Qn; see Fig. 6				
	propagation delay	V _{CC} = 3.0 V to 3.6 V	1.0	2.8	5.1	ns
		V _{CC} = 2.7 V	-	-	6.2	ns
t _{PZL}	OFF-state to LOW	OE to Qn; see Fig. 7				
	propagation delay	V _{CC} = 3.0 V to 3.6 V	1.3	3.3	5.5	ns
		V _{CC} = 2.7 V	-	-	6.6	ns
t _{PHZ}	HIGH to OFF-state	OE to Qn; see Fig. 6				
	propagation delay	V _{CC} = 3.0 V to 3.6 V	2.0	3.7	5.7	ns
		V _{CC} = 2.7 V	-	-	6.7	ns
t_{PLZ}	LOW to OFF-state	OE to Qn; see Fig. 7				
	propagation delay	V _{CC} = 3.0 V to 3.6 V	1.5	3.0	4.6	ns
		$V_{CC} = 2.7 \text{ V}$	-	-	5.1	ns
t _{su}	set-up time	Dn to LE; see Fig. 8 [2]				
		V _{CC} = 3.0 V to 3.6 V	0.7	-	-	ns
		V _{CC} = 2.7 V	0.6	-	-	ns
t _h	hold time	Dn to LE; see Fig. 8 [3]				
		V _{CC} = 3.0 V to 3.6 V	1.6	-	-	ns
		V _{CC} = 2.7 V	1.8	-	-	ns
t _W	pulse width	LE input HIGH; see Fig. 4 [4]				
		V _{CC} = 3.0 V to 3.6 V	3.3	-	-	ns
		V _{CC} = 2.7 V	3.3	-	-	ns

Typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

^[2] t_{su} is the same as t_{su(L)} and t_{su(H)}.
[3] t_h is the same as t_{h(L)} and t_{h(H)}.
[4] t_W is the same as t_{WL} and t_{WH}.

3.3 V octal D-type transparent latch; 3-state


10.1. Waveforms and test circuit



Measurement points are given in Table 8.

 $\mbox{V}_{\mbox{OL}}$ and $\mbox{V}_{\mbox{OH}}$ are typical voltage output levels that occur with the output load.


Fig. 4. Propagation delays latch enable input (LE) to output (Qn), and latch enable (LE) pulse width



Measurement points are given in <u>Table 8</u>.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Fig. 5. Propagation delay data input (Dn) to output (Qn)



Measurement points are given in Table 8.

 $\ensuremath{V_{\text{OH}}}$ is a typical voltage output level that occurs with the output load.


Fig. 6. Output enable time to HIGH-state and output disable time from HIGH-state



Measurement points are given in Table 8.

 $\ensuremath{\text{V}_{\text{OL}}}$ is a typical voltage output level that occurs with the output load.

Fig. 7. Output enable time to LOW-state and output disable time from LOW-state



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 8. Data setup and hold times for data (Dn) and latch enable (LE) inputs

Table 8. Measurement points

Input	Output	Putput							
V_{M}	V _M	V _X	V _Y						
1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V						

3.3 V octal D-type transparent latch; 3-state



001aae235

Test data is given in Table 9.

Definitions test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator;

 V_{EXT} = Test voltage for switching times

Fig. 9. Test circuit for measuring switching times

Table 9. Test data


Input				Load		V _{EXT}		
V_{l} f_{i} t_{W} t_{r}, t_{f}		CL	R_L	t _{PHZ} , t _{PZH} t _{PLZ} , t _{PZL} t _I		t _{PLH} , t _{PHL}		
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V	open

3.3 V octal D-type transparent latch; 3-state

11. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19	

Fig. 10. Package outline SOT163-1 (SO20)

3.3 V octal D-type transparent latch; 3-state

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				99-12-27 03-02-19

Fig. 11. Package outline SOT360-1 (TSSOP20)

3.3 V octal D-type transparent latch; 3-state




Fig. 12. Package outline SOT764-1 (DHVQFN20)

3.3 V octal D-type transparent latch; 3-state

12. Abbreviations

Table 10. Abbreviations

Acronym	Description	
ANSI	American National Standards Institute	
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor	
CDM	Charged Device Model	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
ESDA	ElectroStatic Discharge Association	
НВМ	Human Body Model	
JEDEC	Joint Electron Device Engineering Council	
TTL	Transistor-Transistor Logic	

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVT573 v.10	20240607	Product data sheet	-	74LVT573 v.9		
Modifications:	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.					
74LVT573 v.9	20210730	Product data sheet	-	74LVT573 v.8		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74LVT573DB (SOT339-1/SSOP20) removed. Section 1 and Section 2 updated. Section 7: Derating values for P_{tot} total power dissipation removed. Fig. 12: Package outline drawing SOT764-1 (DHVQFN20) updated. 					
74LVT573 v.8	20111122	Product data sheet	-	74LVT573 v.7		
Modifications:	Legal pages updated.					
74LVT573 v.7	20110912	Product data sheet	-	74LVT573 v.6		
74LVT573 v.6	20110727	Product data sheet	-	74LVT573 v.5		
74LVT573 v.5	20110629	Product data sheet	-	74LVT573 v.4		
74LVT573 v.4	20080915	Product data sheet	-	74LVT573 v.3		
74LVT573 v.3	20011217	Product data sheet	-	74LVT573 v.2		
74LVT573 v.2	19980219	Product specification	-	-		

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

3.3 V octal D-type transparent latch; 3-state

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVT573

All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2024. All rights reserved

3.3 V octal D-type transparent latch; 3-state

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	
8. Recommended operating condition	ıs5
9. Static characteristics	
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	8
11. Package outline	10
12. Abbreviations	13
13. Revision history	
14. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 7 June 2024

[©] Nexperia B.V. 2024. All rights reserved