

R2S15901SP

Digital Delay IC for "Lip Sync"

REJ03F0151-0100 Rev.1.0 Apr 28, 2005

Description

R2S15901SP is a digital audio delay chip to synchronize the TV video and audio signals.

Features

- CMOS Technology
- 2-Channel 24-bit Audio signals delay
- Delay time is controlled by DC voltage (9steps: 1, 7/8, 3/4, 5/8, 1/2, 3/8, 1/4, 1/8 times)
- 43K bytes RAM up to delay 224ms(@fs = 32kHz) When fs = 48kHz, maximum delay is 149ms.
- 2 3-state pins for 9-step configuration
- 3.3V signal input available


Recommended Operating Condition

$$\label{eq:DD} \begin{split} & Supply \ Voltage \ Range & V_{DD} = 2.5 V \ (typ.) \\ & Circuit \ Current & I_{DD} = 1.0 mA \ (typ.) \\ & Operation \ Temperature & Topr = -20 \ to \ 75 ^{\circ}C \end{split}$$

Applications


LCD TV, PDP, DVD Recorder, AV Amplifier

Block Diagram




Input/Output Configuration

The schematic diagrams of the input and output circuits of the logic section are shown below:



Pin Configuration




Pin Description

Pin No.	Pin Name	I/O	Description
1	SDI	I	Serial audio data input
			The input audio data are fetched at every LRI edge.
2	LRI	I	LR clock
			Audio sample frequency.
			Low indicates the audio input data SDI and output data SDO are left channel data.
			High indicates the audio input data SDI and output data SDO are right channel data.
3	BCKI	ı	Bit clock input
			BCK clock is 64 times as large as LRI and input audio data.
4	VSS	_	Ground
5	COUNT0	ı	Delay time control 0
6	COUNT1		Delay time control 1
			 Delay time control pin. These two inputs are 3-state input pins that may be set high or low, or left unconnected to generate the third state. With the 3-state condition, 9- step delay time may be organized.
7	SDO	0	Audio data output
			This SDO is the delayed audio data output.
8	VDD		Power supply +2.5V

Function Description


Serial Interface



The input audio data format is I²S 24-bit 64fs as above with the same as output.

Delay Time

The R2S15901SP provides 9 steps time delay by using two control pin COUNT0 and COUNT1. The two control pins provide 3-state respectively to generate 9 steps time delay. COUNT0 and COUNT1 may be tied to high, low or left unconnected. Internal comparator circuitry monitor input state to determine the input is high, low or middle state. Internal Pull high and low resistor keep input at $V_{\rm DD}/2$. The comparator distinguishes terminal voltage level as below.



Sampling Rate (fs)	Max COUNT[1:0]=HH	7/8 COUNT[1:0]=HM	6/8 COUNT[1:0]=HL	5/8 COUNT[1:0]=MH
192kHz	37ms	33ms	28ms	23ms
96kHz	75ms	65ms	56ms	47ms
88.2kHz	81ms	71ms	61ms	51ms
48kHz	149ms	131ms	112ms	93ms
44.1kHz	163ms	142ms	122ms	102ms
32kHz	224ms	196ms	168ms	140ms
(Sampling Counts)	(7168)	(6272)	(5376)	(4480)

Sampling Rate (fs)	4/8 COUNT[1:0]=MM	3/8 COUNT[1:0]=ML	2/8 COUNT[1:0]=LH	1/8 COUNT[1:0]=LM	0 COUNT[1:0]=LL
192kHz	19ms	14ms	9ms	5ms	0ms
96kHz	37ms	28ms	19ms	9ms	0ms
88.2kHz	41ms	30ms	20ms	10ms	0ms
48kHz	75ms	56ms	37ms	19ms	0ms
44.1kHz	81ms	61ms	41ms	20ms	0ms
32kHz	112ms	84ms	56ms	28ms	0ms
(Sampling Counts)	(3584)	(2688)	(1792)	(896)	(0)

The delay time is evaluated by the following formula:


Delay Time = $(1/fs) \times (sampling counts + 1) sec$

Mode Change

The R2S15901SP samples COUNT0 and COUNT1 pins while LRI is low by BCKI. When COUNT0 and COUNT1 are sampled and changed, they are detected at low interval of LRI. The delay counts start from the following falling edge of LRI with SDO to be delayed by sample counts + 1.

The SDO output is muted before the first new delay data being issued, when the new mode is recognized. An internal POR(Power On Reset) circuitry is to setup the initial mode right after power applied.

Digital Audio Delay



Mode change timing

Absolute Maximum Ratings

(Unless otherwise stated, $V_{DD} = 2.5V$, $V_{SS} = 0V$, Ta = 25°C)

Parameter	Symbol	Ratings	Unit
Power supply voltage	V_{DD}	−0.3 to +2.75	V
Input pin voltage	VI	-0.3 to 3.6	V
Power dissipation	P _D	100	mW
Operating temperature	T _{opr}	-20 to +75	°C
Storage temperature	T _{stg}	-40 to +125	°C

Electrical Characteristics


(Unless otherwise stated, V_{DD} = 2.5V, V_{SS} = 0V, Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Operating V _{DD} voltage	V_{DD}	2.25	2.5	2.75	V	
Operating current	I _{DD}	_	1	_	mA	BCKI: 13MHz SDO: CL=25pF
High level input voltage	V _{IH}	1.7		3.3	V	LRI, SDI, BCKI
Low level input voltage	V _{IL}	_		0.7	V	LRI, SDI, BCKI
Output high voltage	V _{OH}	1.85	_	V_{DD}	V	I _{OH} = -2mA
Output low voltage	V _{OL}	0	_	0.4	V	I _{OL} = 2mA
Input high current	I _{IH}	-10	_	10	μΑ	$V_{IN} = V_{DD}$
Input high current with 31kΩ pull down	I _{IH(PD)}	40	80	160	μA	V _{IN} = V _{DD} COUNT0, COUNT1
Input low current	I _{IL}	-10		10	μΑ	$V_{IN} = V_{SS}$
Input low current with 31 kΩ pull up	I _{IL(PU)}	-160	-80	-40	μΑ	V _{IN} = V _{SS} COUNT0, COUNT1
Input capacitance	C _{IN}		10		pF	
Input rise/fall transition time	T _r /T _f	_	_	100	nS	


Serial Audio Timing

Serial Audio Input Timing Parameters

Parameter		Symbol	Min.	Тур.	Max.	Unit	Test Condition
BCKI frequency		f _{BCK}	_	_	13	MHz	
BCKI period	L pulse width	t _{SIL}	35	_	_	ns	
	H pulse width	t _{SIH}	35			ns	
BCKI to LRI time		t _{SLI}	15	_	_	ns	
LRI to BCKI time		t _{LSI}	15	_		ns	
Data Setup time		t _{DS}	15	_	_	ns	
Data Hold time		t _{DH}	15	_		ns	
Data output delay		t _{DOD}	_	_	15	ns	SDO: C _L = 25pF



Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nontrammaple material of (iii) prevention against any maintention or misnap.

 Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained here

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

l