

# PART NUMBER 54177JB-ROCV

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



# DM54176/DM74176, DM54177/DM74177 Presettable Decade and Binary Counters

#### General Description

These high-speed counters consist of four d-c coupled, master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (176) or a divide-by-two and a divide-by-eight counter (177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which, when taken low, sets all outputs low regardless of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive. (Continued)

#### **Features**

- Performs BCD, bi-quinary, or binary counting
- Fully programmable
- Fully independent clear input
- Output Q<sub>A</sub> maintains full fan-out capability in addition to driving clock-2 input
- Typical count frequency Clock 1 50 MHz

Clock 2 25 MHz

■ Typical power dissipation 150 mW

## Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage 7V 5.5V


Storage Temperature Range

- 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Connection Diagram**

#### Dual-In-Line Package



TL/F/6558-1

Note: Low input to clear sets QA, QB, QC and QD low.

54176 (J)

74176 (N)

54177 (J)

74177 (N)

#### General Description (Continued)

#### **TYPICAL COUNT CONFIGURATIONS 176**

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a BCD decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the biquinary function table.
- For operation as a divide-by-two counter and a divideby-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC,

and Q<sub>D</sub> outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

#### 177

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore the counter may be operated in two independent modes:

- When used as a high-speed 4-bit ripple-through counter, output Q<sub>A</sub> must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub> and Q<sub>D</sub> outputs as shown in the function table.
- When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

#### **Function Tables**

176 Decade (BCD) (See Note A)

Count		Output						
Count	QD	ac	QB	QA				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
3	L	L	Н	Н				
4	L	н	L	L				
5	L	Н	L	н				
6	L	н	Н	L				
7	] L	н	Н	н				
8	Н	Ļ	L	L				
9	Н	L	L	н				

H = High Level, L = Low Level

Note A: Output  $\mathbf{Q}_{\tilde{\mathbf{A}}}$  connected to clock-2 input. Note B: Output  $\mathbf{Q}_{\tilde{\mathbf{D}}}$  connected to clock-1 input.

176 (See Note B)

Count	Output							
Count	QA	QD	ac	QB				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	н	L				
3	L	L	н	н				
4	L	Н	L	L				
5	Н	L	L	L				
6	Н	L	L	н				
7	H	L	н	L				
8	H	L	H	Н				
9	Н	Н	L	L				

177 (See Note A)

		Out	Output						
Count	QD	QC	QB	QA					
0	L	L	L	L					
1	L	L	L	Н					
2	L	L	Н	L					
3	L	L	Н	Н					
4	L	н	L	L					
5	L	Н	L	н					
6	L	н	H	L					
7	L	н	н	Н					
8	Н	L	L	L					
9	н	L	L	Н					
10	н	L	Н	L					
11	Н	L	Н	Н					
12	н	Н	L	L					
13	н	Н	L	н					
14	н	Н	Н	L					
15	Н	Н	н	Н					

## **Recommended Operating Conditions**

_	Parameter			DM54176		DM74176			Units
Sym			Min	Nom	Max	Min	Nom	Max	Onics
v <sub>cc</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			٧
V <sub>IL</sub>	Low Level Input Voltage				0.8			0.8	٧
Юн	High Level Outp Current	ut			- 0.8			- 0.8	mA
loL	Low Level Outpu Current	ut			16	,		16	mA
f <sub>CLK</sub>	Clock Frequency	y (Clock 1)	0		35	0		35	MHz
t <sub>W</sub>	Pulse Width	Clock 1	14			14			ns
		Clock 2	28			28			•
		Clear	25			25			
		Load	20			20			
t <sub>SU</sub>	Setup Time	Data High	15			15			ns
		Data Low	20			20			
t <sub>H</sub>	Data Hold Time		20			20			ns
t <sub>EN</sub>	Count Enable Ti (Note 1)	me	25			25			ns
T <sub>A</sub>	Free Air Operati Temperature	ng -	- 55		125	0		70	°C

Note 1: Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the count/load and clear inputs must both be high to ensure counting.

## '176 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -	– 12 mA			- 1.5	٧
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = V <sub>IL</sub> = Max, V <sub>IH</sub> =		2.4	3.4		٧
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min, V <sub>IL</sub> = Max (Note 4)			0.2	0.4	٧
1,	Input Current@Max Input Voltage	V <sub>CC</sub> = Max, V <sub>i</sub> =	5.5V			1	mA
I <sub>IH</sub> High Level Input Current	V <sub>CC</sub> = Max	Count/Load			40	μΑ	
	V <sub>1</sub> = 2.4V	Data			40		
			Clear			80	
			Clock 1			80	
			Clock 2			120	
I <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max	Count/Load			- 1.6	mA
	Current	rent V <sub>1</sub> = 0.4V	Data			- 1.6	
			Clear			- 3.2	
			Clock 1			- 4.8	
			Clock 2			- 4.8	
los		V <sub>CC</sub> = Max	DM54	- 20		- 57	mĄ
	Output Current	(Note 2)	DM74	- 18		- 57	
lcc	Supply Current	V <sub>CC</sub> = Max (Note	e 3)		30	48	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3:  $I_{\mbox{CC}}$  is measured with all inputs grounded and all outputs open.

Note 4: O<sub>A</sub> outputs are tested at I<sub>OL</sub> = Max plus the limit value of I<sub>IL</sub> for the Clock 2 input. This permits driving the Clock 2 input while maintaining full fanout capability.

# '176 Switching Characteristics at $V_{CC}=5V$ and $T_A=25$ °C (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To		Units		
	(Output)	Min	C <sub>L</sub> = 15 pF Typ	Max	O.III.
f <sub>MAX</sub> Maximum Clock Frequency	Clock 1 to Q <sub>A</sub>	35	50		MHz
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock 1 to Q <sub>A</sub>		9	13	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clock 1 to Q <sub>A</sub>		11	17	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock 2 to Q <sub>B</sub>		12	18	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clock 2 to Q <sub>B</sub>		14	21	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock 2 to Q <sub>C</sub>		27	41	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clock 2 to Q <sub>C</sub>		34	51	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock 2 to Q <sub>D</sub>		13	20	ns
PHL Propagation Delay Time High to Low Level Output	Clock 2 to Q <sub>D</sub>		17	26	ns
PLH Propagation Delay Fime Low to High Level Output	Data to Output		19	29	ns
PHL Propagation Delay Time High to Low Level Output	Data to Output		31	46	ns
PLH Propagation Delay Time Low to High Level Output	Load to Any Q		29	43	ns
PHL Propagation Delay ime High to Low evel Output	Load to Any Q		32	48	ns
PHL Propagation Delay Time High to Low Level Output	Clear to Any Q		32	48	ns

# DM54176/DM74176, DM54177/DM74177

# **Recommended Operating Conditions**

	Parameter			DM54177			DM74177		
Sym			Min	Min Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V <sub>IH</sub>	High Level Input Voltage	<u> </u>	2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.8			0.8	٧
Гон	High Level Outpo	ut			- 0.8			- 0.8	mA
I <sub>OL</sub>	Low Level Outpu Current	ıt			16			16	mA
f <sub>CLK</sub>	Clock Frequency	(Clock 1)	0		35	0		35	MHz
tw	Pulse Width	Clock 1	14			14			ns
		Clock 2	28			28			
		Clear	25			25			
		Load	20			20			
t <sub>SU</sub>	Setup Time	Data High	15			15			ns
		Data Low	20			20			
t <sub>H</sub>	Hold Time	<u> </u>	, 20			20			ns
t <sub>EN</sub>	Count Enable Ti (Note 1)	me	25			25			ns
T <sub>A</sub>	Free Air Operati Temperature	ng	- 55		125	0		70	°C

Note 1: Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the count/load and clear inputs must both be high to ensure counting.

## '177 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = ·	– 12 mA			- 1.5	٧
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = V <sub>IL</sub> = Max, V <sub>IH</sub> =		2.4	3.4		٧
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ (Note 4)			0.2	0.4	٧
I <sub>1</sub>	Input Current@Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> =	5.5V			1	mA
I <sub>IH</sub>	I <sub>IH</sub> High Level Input	High Level Input V <sub>CC</sub> = Max	Count/Load			40	μΑ
Current	V <sub>1</sub> = 2.4V	Data			40		
			Clear			80	
			Clock 1			80	
			Clock 2			80	
I <sub>IL</sub>	Low Level Input	evel Input V <sub>CC</sub> = Max	Count/Load			- 1.6	mA
	Current	$V_i = 0.4V$	Data			- 1.6	
			Clear			- 3.2	
			Clock 1			- 4.8	
			Clock 2			- 3.2	
los	Short Circuit	rt Circuit V <sub>CC</sub> = Max	DM54	- 20		- 57	mA
	Output Current	(Note 2)	DM74	- 18		- 57	
Icc	Supply Current	V <sub>CC</sub> = Max (Not	e 3)		30	48	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

Note 4:  $Q_A$  outputs are tested at  $I_{OL}$  = Max plus the limit value of  $I_{IL}$  for the Clock 2 input. This permits driving the Clock 2 input while maintaining full fanout capability.

# '177 Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input)		Units		
Parameter	To (Output)	Min	C <sub>L</sub> = 15 pF	Max	Oilito
f Maximum Clask	Clock 1	35	50	<del>                                     </del>	MHz
f <sub>MAX</sub> Maximum Clock Frequency	to	35	30		,,,,,
rrequency	QA				
,			ļ	<u> </u>	
t <sub>PLH</sub> Propagation Delay	Clock 1		9	13	ns
Time Low to High	to				
Level Output	Q <sub>A</sub>				
t <sub>PHL</sub> Propagation Delay	Clock 1		11	17	ns
Time High to Low	to			1	
Level Output	$Q_A$	1			
t <sub>PLH</sub> Propagation Delay	Clock 2		12	18	ns
Time Low to High	to			-	
Level Output	Q <sub>B</sub>				
			<del>                                     </del>	1 21	
t <sub>PHL</sub> Propagation Delay	Clock 2		14	21	ns
Time High to Low	to .				
Level Output	Q <sub>B</sub>			<u> </u>	
t <sub>PLH</sub> Propagation Delay	Clock 2		27	41	ns
Time Low to High	to			1	
Level Output	Q <sub>C</sub>	,			
t <sub>PHI</sub> Propagation Delay	Clock 2		34	51	ns
Time High to Low	to		"	"	
Level Output	Q <sub>C</sub>				
<u> </u>			ļ		
t <sub>PLH</sub> Propagation Delay	Clock 2		44	66	ns
Time Low to High	to				
Level Output	Q <sub>D</sub>		[		
t <sub>PHL</sub> Propagation Delay	Clock 2		50	75	ns
Time High to Low	to				
Level Output	Q <sub>D</sub>				
t <sub>PLH</sub> Propagation Delay	Data	•••	19	29	ns
Time Low to High	to				
Level Output	Output			'	
•			21	46	
t <sub>PHL</sub> Propagation Delay	Data		31	46	ns
Time High to Low	to				
Level Output	Output		<b>_</b>		
t <sub>PLH</sub> Propagation Delay	Load		29	43	ns
Time Low to High	to	1			
Level Output	Any Q	1			
t <sub>PHL</sub> Propagation Delay	Load		32	48	ns
Time High to Low	to to			1	
Level Output	Any Q	1			
				10	
t <sub>PHL</sub> Propagation Delay	Clear		32	48	ns
Time High to Low	to			}	
Level Output	Any Q		1		

#### **Logic Diagrams** 176 177 DATA A (4) DATA A (4) COUNT / (1) LOAD COUNT/ (1) LOAD PRESET PRESET (13) CLEAR — CLEAR -QA CLOCK 1 (8) CLEAR CLOCK 1 (8) CLEAR DATA B ---DATA B (10) (9) QB CLOCK 2 (6) CLOCK 2 (6) QB CLEAR DATA C (3) DATA C (3) PRESET PRESET (2) - QC QC. CLEAR CLEAR DATA D -DATA D (11) (12) O<sub>D</sub> PRESET (12) QD QD CLEAR TL/F/6558-2 TL/F/6558-3