

Latch/Flip-Flops

54F573, 54F574

FEATURES

- 54F573 is broadside pinout version of 54F373
- 54F574 is broadside pinout version of 54F374
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- Useful as an input or output port for microprocessors
- 3-State outputs for bus interfacing
- Common Output Enable

DESCRIPTION

The 54F573 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable ($\overline{OE}$) control gates.

The 54F573 is functionally identical to the 54F373 but has broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one set-up time before the High-to-Low enable transition.

The 54F574 is functionally identical to the 54F374 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable ($\overline{OE}$) controls all eight 3-State buffers independent of the latch operation. When $\overline{OE}$ is Low, the latched or transparent data appears at the outputs. When $\overline{OE}$ is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

impedance "off" state, which means they will neither drive nor load the bus.

It is a 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable ($\overline{OE}$) control gates. The register is full edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable ($\overline{OE}$) controls all eight 3-State buffers independent of the latch operation. When $\overline{OE}$ is Low, the latched or transparent data appears at the outputs. When $\overline{OE}$ is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
20-Pin Ceramic DIP	54F573/BRA, 54F574/BRA	GDIP1-T20
20-Pin Ceramic FlatPack	54F573/BSA, 54F574/BSA	DGFP2-F20
20-Pin Ceramic LLCC	54F573/B2A, 54F574/B2A	CQCC2-N20

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/1.0	20 μ A/0.6mA
E (54F573)	Latch enable input (active High)	1.0/1.0	20 μ A/0.6mA
$\overline{OE}$	Output enable input (active Low)	1.0/1.0	20 μ A/0.6mA
CP (54F574)	Clock pulse input (active rising edge)	1.0/1.0	20 μ A/0.6mA
Q ₀ - Q ₇	3-State outputs	50/33.3	3.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.


Latch/Flip-Flops

54F573, 54F574


PIN CONFIGURATION




LOGIC SYMBOL



LLCC LEAD CONFIGURATION




LOGIC DIAGRAM, 54F573




Latch/Flip-Flops

54F573, 54F574


PIN CONFIGURATION




LOGIC SYMBOL



LLCC LEAD CONFIGURATION



LOGIC DIAGRAM, 54F574



Latch/Flip-Flops

54F573, 54F574

FUNCTION TABLE, 54F573

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
OE	E	D		Q ₀ - Q ₇	
L	H	L	L	L	Enable and read register
L	H	H	H	H	
L	↓	l	L	L	Latch and read register
L	↓	h	H	H	
L	L	X	NC	NC	Hold
H	L	X	NC	Z	Disable outputs
H	H	D _n	D _n	Z	

H = High voltage level

h = High voltage one set-up time prior to the High-to-Low E transition

L = Low voltage level

l = Low voltage level one set-up time prior to the High-to-Low E transition

NC= No change

X = Don't care

Z = High impedance "off" state

↓ = High-to-Low E transition

FUNCTION TABLE, 54F574

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
OE	CP	D _n		Q ₀ - Q ₇	
L	↑	l	L	L	Load and read register
L	↑	h	H	H	
L	‡	X	NC	NC	Hold
H	↑	D _n	D _n	Z	Disable outputs
H	X	X	X	Z	

H = High voltage level

h = High voltage one set-up time prior to the Low-to-High clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Low-to-High clock transition

NC= No change

X = Don't care

Z = High impedance "off" state

↑ = Low-to-High clock transition

‡ = Not a Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage range	-0.5 to +7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +5	mA
V _O	Voltage applied to output in High output state range	-0.5 to +V _{CC}	V
I _O	Current applied to output in Low output state	40	mA
T _{STG}	Storage temperature range	-65 to +150	°C

Latch/Flip-Flops

54F573, 54F574

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH1}	High-level output current			-3	mA
I_{OH2}	High-level output current			-1	mA
I_{OL}	Low-level output current			20	mA
T_A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹	LIMITS			UNIT
				Min	Typ ²	Max	
V_{OH}	High-level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max},$ $V_{IH} = \text{Min}$	I_{OH1} 2.4			V
				I_{OH2} 2.5	3.4		V
V_{OL}	Low-level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}, I_{OL} = \text{Max}$		0.35	0.50	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{Min}, I_I = I_{IK}$		-0.73	-1.2	V
I_{IH2}	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 7.0\text{V}$			100	μA
I_{IH1}	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	μA
I_{IL}	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-0.6	mA
I_{OZH}	Off-state output current, High-level voltage applied		$V_{CC} = \text{Max}, V_O = 2.7\text{V}$			50	μA
I_{OZL}	Off-state output current, High-level voltage applied		$V_{CC} = \text{Max}, V_O = 0.5\text{V}$			-50	μA
I_{OS}	Short-circuit output current ³		$V_{CC} = \text{Max}$	-60		-150	mA
I_{CC}	Supply current (total)	I_{CCH}	$V_{CC} = \text{Max}$		30	40	mA
		I_{CCL}			35	50	mA
		I_{CCZ}			40	60	mA
		I_{CCH}	$V_{CC} = \text{Max}$		45	65	mA
		I_{CCL}			50	70	mA
		I_{CCZ}			55	90	mA

Latch/Flip-Flops

54F573, 54F574

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER		TEST CONDITIONS	LIMITS						UNIT
				T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
				Min	Typ	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n	'F573	Waveform 2	3.0 1.2	5.5 3.5	8.0 6.0	2.5 1.0	9.0 7.0	ns ns	
t _{PLH} t _{PHL}	Propagation delay E to Q _n		Waveform 1	4.5 3.0	8.5 5.0	11.5 7.0	6.0 2.5	13.5 8.0	ns ns	
t _{PZH} t _{PZL}	Output Enable time to High or Low level		Waveform 4 Waveform 5	2.5 2.5	5.5 5.5	9.5 8.0	2.0 2.0	11.0 9.5	ns ns	
t _{PHZ} t _{PLZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.2 1.2	3.0 2.5	6.0 5.5	1.0 1.0	7.0 5.5	ns ns	
f _{MAX}	Maximum Clock frequency		Waveform 1	110	125		100 ⁴		ns	
t _{PLH} t _{PHL}	Propagation delay CP to Q _n	'F574	Waveform 1	4.0 4.0	5.5 6.0	8.5 8.5	3.0 3.0	9.5 9.5	ns ns	
t _{PZH} t _{PZL}	Output Enable time to High or Low level		Waveform 4 Waveform 5	2.5 3.0	4.5 6.0	8.0 8.5	2.0 3.0	9.0 9.5	ns ns	
t _{PHZ} t _{PLZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.0 1.0	3.0 2.5	6.0 5.5	1.0 1.0	7.0 6.0	ns ns	

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER		TEST CONDITIONS	LIMITS						UNIT
				T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
				Min	Typ	Max	Min	Max		
t _s (H) t _s (L)	Set-up time D _n to E	'F573	Waveform 3	0.0 0.0			0.0 1.0		ns ns	
t _h (H) t _h (L)	Hold time D _n to E		Waveform 3	2.5 4.0			3.0 5.0		ns ns	
t _w (H) t _w (L)	E Pulse width, High or Low		Waveform 1	4.0 4.0			4.0 4.0		ns ns	
t _s (H) t _s (L)	Set-up time D _n to CP	'F574	Waveform 3	2.0 2.0			2.5 2.5		ns ns	
t _h (H) t _h (L)	Hold time D _n to CP		Waveform 3	1.5 1.5			2.0 2.0		ns ns	
t _w (H) t _w (L)	CP Pulse width, High or Low		Waveform 1	3.0 4.5			3.0 4.5		ns ns	


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- This parameter is guaranteed, but not tested.


Latch/Flip-Flops

54F573, 54F574


AC WAVEFORMS




Waveform 1. Propagation Delay, Clock and Enable Inputs to Output, Enable and Clock Pulse Widths and Maximum Clock Frequency




Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: For all waveforms, $V_M = 1.5V$
The shaded areas indicate when the input is permitted to change for predictable output performance.

Latch/Flip-Flops

54F573, 54F574

TEST CIRCUIT AND WAVEFORM

