

PART NUMBER 54HC133JB-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



54HC133

13-Input NAND Gate

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.


Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SHEET									I	REVIS	IONS										
CURRENT CAGE CODE 67268 REV	LTR		DESCRIPTION									DATE (YR-MO-DA)			DA)	APPROVED					
REV	Α	Updat	te boile	rplate	ions fo	r V _{он} аг ent MII	nd V _{OL} t L-PRF-3	tests to 38535 i	read r require	nore co ments.	orrectly Editor	in table ial chai	e I. nges		12-0)2-02		Thor	nas M.	Hess	
REV																					
SHEET																					
REV STATUS OF SHEETS REV A A A A A A A A A A A A A A A A A A A	CURRE	NT C	AGE	E C	ODE	E 67	268														
REV STATUS OF SHEETS REV A A A A A A A A A A A A A A A A A A A		NT C	AGE	E C	ODE	E 67	268														
SHEET 1 2 3 4 5 6 7 8 9 10 11 PMIC N/A PREPARED BY Greg A. Pitz CHECKED BY Daniel A. DiCenzo THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A REVISION LEVEL A REVISION LEVEL A SIZE CAGE CODE A 10 11 DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 13-INPUT NAND GATE, MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-87723	REV	NT C	AGE	C	ODE	E 67	268														
PREPARED BY Greg A. Pitz STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A PREPARED BY Greg A. Pitz CHECKED BY Daniel A. DiCenzo MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 13-INPUT NAND GATE, MONOLITHIC SILICON MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 13-INPUT NAND GATE, MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-87723	REV SHEET	NT C	AGE	E C	ODE	E 67	268														
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A FREVISION LEVEL Greg A. Pitz CHECKED BY Daniel A. DiCenzo CHECKED BY Daniel A. DiCenzo MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 13-INPUT NAND GATE, MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-87723	REV SHEET REV SHEET REV STATUS	S	AGE	E C			268	A	A	A	A	A	A	A	A	A	A	A			
MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A CHECKED BY Daniel A. DiCenzo MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 13-INPUT NAND GATE, MONOLITHIC SILICON MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, 13-INPUT NAND GATE, MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-87723	REV SHEET REV SHEET	S	AGE	E C	REV	/	268														
FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A Robert P. Evans DRAWING APPROVAL DATE 87-10-13 REVISION LEVEL A A A A BOBERT P. Evans AND AGENCIES OF THE B7-10-13 REVISION LEVEL A A BOBERT P. Evans AND GATE, MONOLITHIC SILICON SIZE CAGE CODE A 67268 5962-87723	REV SHEET REV SHEET REV STATUS	S	AGE	E C	RE\ SHE	/ EET	DBY	1					6	7 DLA I	8 LANE	9 AND	10 MAF	11			
DEPARTMENT OF DEFENSE 87-10-13 AMSC N/A REVISION LEVEL SIZE CAGE CODE A A 67268 5962-87723	REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	ANDAR	RD	E C	RE\ SHE	/ EET GECKED	D BY reg A. F	1 Pitz	2				6	7 DLA I	8 LAND	9 AND OHIO	10 MAR O 432	11 RITIMI 218-39	990		
A 67268 5962-87723	REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR. THIS DRAWI FOR U DEPA	ANDAR OCIRO AWING ING IS AV	RD CUIT G	LE	RE\ SHE PRE	/ EET GECKED DEPROVE	D BY reg A. F BY aniel A.	1 Pitz DiCen	zo zo		4 MIC	5 ROCI	6 CC http:	7 DLA I	8 LAND IBUS w.lan	9 AND, OHIO	10 O MAF O 432 mariti	218-39 me.d	990 la.mil	 S,	
A 07200	REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR. THIS DRAWI FOR U DEPA AND AGE	ANDAR OCIRC AWING USE BY A ARTMENT ENCIES O	RD CUIT G /AILAE	LE	RE\ SHE PRE	/ EET GECKED DEPROVE	D BY reg A. F BY aniel A.	1 Pitz DiCen	zo zo		4 MIC	5 ROCI	6 CC http:	7 DLA I	8 LAND IBUS w.lan	9 AND, OHIO	10 O MAF O 432 mariti	218-39 me.d	990 la.mil	 S,	
	REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR. THIS DRAWI FOR U DEPA AND AGE DEPARTME	ANDAR OCIRC AWING ING IS AN USE BY A ARTMENT ENCIES OF	RD CUIT G /AILAE	LE	RE\ SHE PRE CHE	PROVE R	D BY reg A. F BY aniel A. CD BY Cobert P APPRC 87-1 LEVEL	DiCen DiCen DiCen DiCen	zo zo		MIC 13-I	5 ROCI NPUT	6 CC http:	7 DLA I DLUM //www	BLANDIBUS, W.lan	9 AND, OHIO	10 MAF O 432 mariti GH-SP DLITH	218-39 ime.d	ego la.mil	S, 1	

4		0	\sim	\sim		_
	١.	S	U	U	М	

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function		
01	54HC133	13-input NAND gate		

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier

- 1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 1.3 Absolute maximum ratings. 1/2/

Supply voltage range (V _{CC})	0.5 V dc to +7.0 V dc
DC input voltage range (V _{IN})	0.5 V dc to V _{CC} +0.5 V dc
DC output voltage range (V _{OUT})	0.5 V dc to V _{CC} +0.5 V dc
Input clamp current (I_{IK}) ($V_{IN} < 0.0$ to $V_{IN} > V_{CC}$)	±20 mA
Output clamp current (I_{OK}) ($V_{OUT} < 0.0$ to $V_{OUT} > V_{CC}$)	±20 mA
Continuous output current (I _{OUT}) (V _{OUT} = 0.0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Storage temperature range (T _{STG})	65°C to +150°C
Maximum power dissipation (P _D):	500 mW <u>3</u> /
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ _{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C

1.4 Recommended operating conditions. 2//

Supply voltage range (V _{CC})	+2.0 V dc to +6.0 V dc
Case operating temperature range (T _C)	
Input rise or fall time (t_r, t_f) :	
V _{CC} = 2.0 V	0 to 1000 ns
V _{CC} = 4.5 V	0 to 500 ns
V _{CC} = 6.0 V	0 to 400 ns

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ For $T_C = +100$ °C to +125°C, derate linearly at 12 mW/°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87723
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD-7-A - Standard for Description of 54/74HCXXXX and 54/74HCTXXXX High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

STANDARD				
MICROCIRCUIT DRAWING				
DLA LAND AND MARITIME				
COLUMBUS, OHIO 43218-3990				

SIZE A		5962-87723
	REVISION LEVEL A	SHEET 3

- 3.2.3 Truth table. The truth table shall be as specified on figure 2.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified in figure 4.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-87723
	REVISION LEVEL A	SHEET 4

		TABLE I. Electrical perfor	rmance characteristi	ics.			
Test	Symbol	Test conditions $-55^{\circ}\text{C} \le T_{\text{C}} \le +12^{\circ}$		Group A subgroups	Lir	mits	Unit
		unless otherwise s			Min	Max	
High level output voltage	V _{OH}	V _{IN} = V _{IH} minimum or V _{IL} maximum	V _{CC} = 2.0 V	1, 2, 3	1.9		V
		I _{OH} = -20 μA	V _{CC} = 4.5 V		4.4		
			V _{CC} = 6.0 V		5.9		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -4.0$ mA	V _{CC} = 4.5 V	1, 2, 3	3.7		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -5.2$ mA	V _{CC} = 6.0 V	1, 2, 3	5.2		
Low level output voltage	V _{OL}	V _{IN} = V _{IH} minimum or V _{IL} maximum	V _{CC} = 2.0 V	1, 2, 3		0.1	V
		I _{OL} = +20 μA	V _{CC} = 4.5 V			0.1	
			V _{CC} = 6.0 V]		0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = +4.0$ mA	V _{CC} = 4.5 V	1, 2, 3		0.40	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = +5.2$ mA	V _{CC} = 6.0 V	1, 2, 3		0.40	
High level input voltage	V _{IH} <u>2</u> /		V _{CC} = 2.0 V	1, 2, 3	1.5		V
	<u>=</u>		V _{CC} = 4.5 V		3.15		
			V _{CC} = 6.0 V]	4.2]
Low level input voltage	V _{IL} <u>2</u> /		V _{CC} = 2.0 V	1, 2, 3		0.3	V
	=		V _{CC} = 4.5 V			0.9	
			V _{CC} = 6.0 V			1.2	
Input capacitance	Cin	$V_{IN} = 0.0 \text{ V}, T_C = +25^{\circ}\text{C},$ See 4.3.1c		4		10.0	pF
Quiescent supply current	Icc	$V_{IN} = V_{CC}$ or GND $V_{CC} = 6.0 \text{ V}$		1, 2, 3		40.0	μА
Input leakage current	I _{IN}	$V_{IN} = V_{CC}$ or GND $V_{CC} = 6.0 \text{ V}$		1, 2, 3		±1.0	μА

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87723
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Test conditions $\underline{1}/$ -55°C \leq T _C \leq +125°C		Group A subgroups	Limits		Unit
		unless otherwise sp	ecified		Min	Max	
Functional tests		See 4.3.1b	See 4.3.1b				
Propagation delay time, any input to output	t _{PLH} ,	T _C = +25°C C _L = 50 pF ±10%	V _{CC} = 2.0 V	9		175.0	ns
	<u>3</u> /	See figure 4	V _{CC} = 4.5 V]		35.0	
			V _{CC} = 6.0 V]!		30.0	
		$T_C = -55^{\circ}C \text{ and } +125^{\circ}C$	V _{CC} = 2.0 V	10, 11		265.0	ns
	$C_L = 50 \text{ pF } \pm 10\%$ See figure 4	V _{CC} = 4.5 V			53.0		
			V _{CC} = 6.0 V	- -		45.0	
Transition time, high to low, low to high	t _{THL} ,	$T_{C} = +25^{\circ}C$	V _{CC} = 2.0 V	9		75.0	ns
	t_{TLH} $C_L = 50 \text{ pF } \pm 10\%$ $\underline{4}$ See figure 4	•	V _{CC} = 4.5 V	- -		15.0	
			V _{CC} = 6.0 V	- 		13.0	
		V _{CC} = 2.0 V	10, 11		110.0	ns	
	See figure 4	$C_L = 50 \text{ pF } \pm 10\%$ See figure 4	V _{CC} = 4.5 V	- 		22.0	
		V _{CC} = 6.0 V	- 		19.0		

- 1/2 For a power supply of $5.0 \text{ V} \pm 10\%$, the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst cases V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V respectively. (The V_{IH} value at 5.5 V is 3.85 V.) The worst case leakage currents (I_{IN} and I_{CC}) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance (C_{PD}), typically 40 pF per latch, determines the no load dynamic power consumption, $P_D = C_{PD} \text{ V}_{CC}^2 \text{ f+I}_{CC} \text{ V}_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \text{ V}_{CC}^f + I_{CC}$.
- $\underline{2}$ / Tests not required if applied as a forcing function for V_{OH} and V_{OL} .
- $\underline{3}$ / For propagation delay times $V_{CC} = 2.0 \text{ V}$ and $V_{CC} = 6.0 \text{ V}$ shall be guaranteed, if not tested, to the specified limits in table I.
- 4/ Transition time (t_{TLH}, t_{THL}), if not tested, shall be guaranteed to the specified limits in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87723
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 6

Device type	0	1	
Case outline	E	2	
Terminal number	Terminal symbol	Terminal symbol	
1	А	NC	
2	В	А	
3	С	В	
4	D	С	
5	E	D	
6	F	NC	
7	G	Е	
8	GND	F	
9	Y	G	
10	Н	GND	
11	I	NC	
12	J	Y	
13	K	Н	
14	L	I	
15	M	J	
16	V_{CC}	NC	
17		K	
18		L	
19		M	
20		Vcc	

NC = No internal connection.

FIGURE 1. Terminal connections.

Inputs A through M	Output
All inputs high	L
All other combinations	Н

H = High voltage level L = Low voltage level

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87723
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 7






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87723
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 8





NOTES:

- 1. $C_L = 50 \text{ pF}$ minimum or equivalent (includes probe and test fixture capacitance).
- 2. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50\Omega$, $t_r = 6.0$ ns, $t_f = 6.0$ ns.
- 3. The outputs are measured one at a time with one input transition per measurement.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-87723
	REVISION LEVEL A	SHEET 9

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 9
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
- d. Subgroup 7 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87723
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	10

- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0547.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-87723
	REVISION LEVEL A	SHEET 11

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN DATE: 12-02-02

Approved sources of supply for SMD 5962-87723 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-87723012A	3V146	54HC133/B2A
5962-8772301EA	3V146	54HC133/BEA

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

3V146 Rochester Electronics Inc. 16 Malcolm Hoyt Drive

Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.