

PART NUMBER 54L86BCA-ROCV

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



SN5485, 54L85, 7485

4-Bit Magnitude Comparators

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input. The cascading paths of the '85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

SDLS124 - DECEMBER 1972 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

	TYPICAL AVERAGE	TYPICAL
TYPE	PROPAGATION	TOTAL POWER
	DELAY TIME	DISSIPATION
'86	14 ns	150 mW
'LS86A	10 ns	30.5 mW
'S86	7 ns	250 mW


description

These devices contain four independent 2-input Exclusive-OR gates. They perform the Boolean functions $Y = A \oplus B = \overline{A}B + A\overline{B}$ in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN5486, 54LS86A, and the SN54S86 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7486, SN74LS86A, and the SN74S86 are characterized for operation from 0°C to 70°C.

SN5486, SN54LS86A, SN54S86 . . . J OR W PACKAGE SN7486 . . . N PACKAGE SN74LS86A, SN74S86 . . . D OR N PACKAGE



SN54LS86A, SN54S86 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-OR

These are five equivalent Exclusive-OR symbols valid for an '86 or 'LS86A gate in positive logic; negation may be shown at any two ports.




The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY

The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT




The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDLS124 - DECEMBER 1972 - REVISED MARCH 1988

schematics of inputs and outputs



logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

LS86A TYPICAL OF ALL OUTPUTS **EQUIVALENT OF EACH INPUT** 150 Ω vcc -NOM 12.5 k Ω NOM INPUT -OUTPUT

FUNCTION TABLE

INP	UTS	OUTPUT
Α	В	Υ
L	L	L
L	Н	н
Н	L	н
н	Н	L

H = high level, L = low level



OBSOLETE - No Longer Available SN5486, SN54LS86A, SN54S86 SN7486, SN74LS86A, SN74S86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDLS124 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) -55°C to 125°C Operating free-air temperature range: SN5486 0°C to 70°C SN7486 -65°C to 150°C Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN5486	5		SN7486	6	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DARAMETER	TEST CONDITIONS†		SN5486	5		3	UNIT	
	PARAMETER	TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	OIVI I
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			8.0	V
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = -8 mA			-1.5			-1.5	V
Voн	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
I ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
11H	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40			40	μΑ
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V _{CC} = MAX	20		-55	-18		-55	mA
¹cc	Supply current	V _{CC} = MAX, See Note 2		30	43		30	50	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
tPLH tpl	A or B	0.1	C 15 oF		15	23	ns
tPHL	AOIB	Other input low	$C_L = 15 \text{ pF},$ $R_L = 400 \Omega,$		11	17	"
tPLH	A or B	0.1.	See Note 3		18	30	ns
tPHL.	AOIB	Other input high	See Note 3		13	22	

TtpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time.

NOTE 2: ICC is measured with the inputs grounded and the outputs open.

SN5486, SN54LS86A, SN54S86 OBSOLETE - No Longer Available

SN7486, SN74LS86A, SN74S86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES SDLS124 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)													7 V
Input voltage													7 V
Operating free-air temperature range: SN54LS86A										-5	5°C	to	125°C
SN74LS86A											o°	C to	70°C
Storage temperature range													

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	S	N54LS	36A	SI	N74LS8	6A	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			NDITIONS [†]	12	154LS8	6A	SI	UNIT		
	PARAMETER	IEST CO	NDITIONS'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	ONI
VIH	High-level input voltage			2			2			V _
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	VCC = MIN,	I _I = -18 mA			-1.5			-1.5	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -400 μA	2.5	3.4		2.7	3.4		٧
Voi	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VILmax	1 _{OL} = 8 mA				<u> </u>	0.35	0.5	_
11	Input current at maximum input voltage	VCC = MAX,	V _I = 7 V			0.2			0.2	mA
ΊΗ	High-level input current	VCC = MAX,	V _I = 2.7 V			40			40	μА
IL	Low-level input current	VCC = MAX,	V ₁ = 0.4 V			-0.8			-0.8	mA
los	Short-circuit output current§	V _{CC} = MAX		- 20		- 100	- 20		- 100	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2		6.1	10		6.1	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

NOTE 2: I_{CC} is measured with the inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
tpLH	A D	Out as insure law	C 15 pE		12	23	ns
t _{PHL}	A or B	Other input low	$C_L = 15 pF$, $R_L = 2 kQ$,		10	17	
tPLH	A or B	1			20	30	ns
t _{PHL}	A 01 B	Other input high	366 MOLE 3		13	22	

[¶]tpLH = propagation delay time, low-to-high-level output



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

[§]Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

OBSOLETE - No Longer Available SN5486, SN54LS86A, SN54S86 SN7486, SN74LS86A, SN74S86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDLS124 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7 V
Input voltage											5.5 V
Operating free-air temperature range: SN54S86	.										-55°C to 125°C
SN74S86	.										. 0°C to 70°C
Storage temperature range											-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54S8	6		UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-1			-1	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS†		SN54S8	6		UNIT		
	PARAMETER	TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	0
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = -18 mA	T		-1.2			-1.2	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OL} = 20 mA			0.5			0.5	٧
11	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2.7 V			50			50	μА
11L	Low-level input current	V _{CC} = MAX, V _I = 0.5 V			-2			-2	mA
los	Short-circuit output current §	V _{CC} = MAX	-40		-100	-40		-100	mA
1cc	Supply current	V _{CC} = MAX, See Note 2		50	75		50	75	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

NOTE 2: I_{CC} is measured with the inputs grounded and the outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
^t PLH	A or B	Other input low	CL = 15 pF,		7	10.5	ns
tPHL.	7, 5, 5	Other input ion	_		6.5	10	
t _{PLH}	A or B	Other input high	$R_L = 280 \Omega$, See Note 3		7	10.5	ns
tpHL_	700	Other input mgit			6.5	10	

TtpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



24-Aug-2018

PACKAGING INFORMATION

Device Marking (4/5)	JM38510/ 07501BCA	JM38510/ 07501BDA	JM38510/ 07501BDA	JM38510/ 30502B2A	JM38510/ 30502B2A	JM38510/ 30502BCA	JM38510/ 30502BCA	JM38510/ 30502BDA	JM38510/ 30502BDA	JM38510/ 07501BCA	JM38510/ 07501BCA	JM38510/ 07501BDA	JM38510/ 07501BDA	JM38510/ 30502B2A	JM38510/ 30502B2A	JM38510/ 30502BCA	JM38510/ 30502BCA
Op Temp (°C)	-55 to 125																
MSL Peak Temp	N / A for Pkg Type																
Lead/Ball Finish	A42	A42	A42	POST-PLATE	POST-PLATE	A42	POST-PLATE	POST-PLATE	A42	A42							
Eco Plan	ТВО	ТВD	ТВО	ТВО	ТВО	ТВD	ТВО	ТВО	ТВО	ТВО	ТВD	ТВО	ТВО	ТВD	ТВО	ТВО	TBD
Pins Package Qty	~	1	1	-	1	1	_	1	1	1	_	1	_	1	1	_	1
Pins	41	14	14	20	20	14	14	14	14	14	14	14	14	20	20	14	14
Package Drawing	r	W	W	天	FK	ſ	ſ	W	W	ſ	ſ	W	M	FK	FK	ſ	٦
Package Type Package Drawing	CDIP	CFP	CFP	CCC	CCC	CDIP	CDIP	CFP	CFP	CDIP	CDIP	CFP	CFP	CCCC	CCC	CDIP	CDIP
Status (1)	ACTIVE																
Orderable Device	JM38510/07501BCA	JM38510/07501BDA	JM38510/07501BDA	JM38510/30502B2A	JM38510/30502B2A	JM38510/30502BCA	JM38510/30502BCA	JM38510/30502BDA	JM38510/30502BDA	M38510/07501BCA	M38510/07501BCA	M38510/07501BDA	M38510/07501BDA	M38510/30502B2A	M38510/30502B2A	M38510/30502BCA	M38510/30502BCA

PACKAGE OPTION ADDENDUM



24-Aug-2018

Orderable Device	Status (1)	Package Type Package Drawing	Package Drawing	Pins	Pins Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)
M38510/30502BDA	ACTIVE	CFP	W	41	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30502BDA
M38510/30502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30502BDA
SN54LS86AJ	ACTIVE	CDIP	ſ	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS86AJ
SN54LS86AJ	ACTIVE	CDIP	7	41	-	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS86AJ
SN54S86J	ACTIVE	CDIP	7	41	-	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S86J
SN54S86J	ACTIVE	CDIP	7	41	-	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S86J
SN74LS86AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS86A
SN74LS86AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS86A
SN74LS86ADR	ACTIVE	SOIC	D	41	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS86A
SN74LS86ADR	ACTIVE	SOIC	D	41	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS86A
SN74LS86ADRE4	ACTIVE	SOIC	D	41	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS86A
SN74LS86ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS86A
SN74LS86AN	ACTIVE	PDIP	z	41	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS86AN
SN74LS86AN	ACTIVE	PDIP	z	4	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS86AN
SN74LS86ANE4	ACTIVE	PDIP	z	41	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS86AN
SN74LS86ANE4	ACTIVE	PDIP	z	4	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS86AN
SN74LS86ANSR	ACTIVE	SO	SN	4	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS86A
SN74LS86ANSR	ACTIVE	SO	SN	4	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS86A
SNJ54LS86AFK	ACTIVE	TCCC	Ŧ	20	_	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS



24-Aug-2018

Device Marking (4/5)	86AFK	SNJ54LS 86AFK	SNJ54LS86AJ	SNJ54LS86AJ	SNJ54LS86AW	SNJ54LS86AW	SNJ54S86J	SNJ54S86J
Op Temp (°C)		-55 to 125						
MSL Peak Temp Op Temp (°C)		N / A for Pkg Type						
Lead/Ball Finish		POST-PLATE	A42	A42	A42	A42	A42	A42
Eco Plan (2)		TBD						
Package Qty		1	1	1	_	1	1	1
Pins		20	14	14	4	14	14	14
Package Drawing		Я	ſ	ſ	*	M	ſ	ſ
Status Package Type Package Pins Package (1) Orawing Qty		TCCC	CDIP	CDIP	CFP	CFP	CDIP	CDIP
Status (1)		ACTIVE						
Orderable Device		SNJ54LS86AFK	SNJ54LS86AJ	SNJ54LS86AJ	SNJ54LS86AW	SNJ54LS86AW	SNJ54S86J	SNJ54S86J

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line, Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width



24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. II and II suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS86A, SN74LS86A:

- Catalog: SN74LS86A
- Military: SN54LS86A


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS86ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN74LS86ADR	SOIC	D	14	2500	367.0	367.0	38.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)


CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This package is hermitically sealed with a ceramic lid using glass frit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.




CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.