

## PART NUMBER 54LS681JB-ROCV

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



## 54LS646, 54LS681

## Octal Bus Transceivers and Registers

These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CSA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

## Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

## SN54LS646 THRU SN54LS649 **SN74LS646 THRU SN74LS649** OCTAL BUS TRANSCEIVERS AND REGISTERS


D2661, DECEMBER 1982 - REVISED MARCH 1988

- · Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector **Outputs**
- Included Among the Package Options Are Compact 24-pin 300-mil-Wide Plastic and Ceramic DIPs, Ceramic Chip Carriers, and Plastic "Small Outline" Packages
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting

#### description


These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.




SN54LS'...JT PACKAGE SN74LS'...DW OR NT PACKAGE (TOP VIEW)

САВ□	U 24	∐vcc
SAB 2	23	CBA
DIR 🔲 3	22	SBA
A1 □4	21	ΠĠ
A2 🗌 5	20	B1
A3 []6	19	] B2
A4 []7	18	<b>□</b> B3
A5 []8	17	□ B4
A6 []9	16	] B5
A7 🛛 1	0 15	_ B6
A8 []¹	1 14	] B7
GND 1	2 13	B8

#### SN54LS'... FK PACKAGE (TOP VIEW)






(21) (3) (1) (23)(2) (22) ন DIR CAB CBA SAB SRA H HorL X REAL-TIME TRANSFER

BUS A TO BUS B

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2-1075



Enable  $(\overline{G})$  and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable  $\overline{G}$  is active (low). In the isolation mode (control  $\overline{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54' family is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74' family is characterized for operation from 0° to 70°C.


#### FUNCTION TABLE

_		INPUT	-			DATA	\ I/O <sup>†</sup>	OPERATION (	OPERATION OR FUNCTION				
-			CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	LS646, LS647	LS648, LS649				
G	DIR	CAB		SAB			Not specified	Store A, B unspecified	Store A, B unspecified				
Х	X	1	Х	×	×	Input			Store B, A unspecified				
х	×	х	ŧ	х	х	Not specified	Input	Store B, A unspecified					
-			<u>-</u> -		x			Store A and B Data	Store A and B Data				
Н	×	1	т	×		Input	Input	Isolation, hold storage	Isolation, hold storage				
н	X	H or L	H or L	X	×								
÷		X	H or L		$\neg$			Real-Time B Data to A Bus	Real-Time B Data to A Bu				
L	L	^	HOL	^	_	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus				
L	L	×	×	X	н				Real-Time A Data to B Bu				
-	Н	H or L	Х	1	×			Real-Time A Data to B Bus	11.00				
_	н	HOLF		_		Input	Output	Stored A Data to B Bus	Stored A Data to B Bus				
1	Н	X	×	н	Х		1	Otorca / Cata to B Sac	L				


<sup>&</sup>lt;sup>†</sup> The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.



logic diagrams (positive logic)



TTL Devices



Texas Texas Instruments


2-1077

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265




2

TTL Devices




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.


## SN54LS648, SN54LS649, SN74LS648, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS





 $^\dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

## schematics of inputs and outputs









## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		 7 V
Input voltage: Control inputs		 7 V
I/O ports		 5.5 V
Operating free-air temperature range:	SN54LS646, SN54LS648	 55°C to 125°C
	SN74LS646, SN74LS648	 0°C to 70°C
Charage temperature reason		0500 . 45000

### recommended operating conditions

			SN	54LS64	6/648	SN74LS646/648			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage					2			V
VIL	Low-level input voltage				0.5			0.6	V
юн	High-level output current			- 12			- 15	mA	
lor	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
tw	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			
t <sub>su</sub>	Setup time before CAB† or CBA†	A or B	15			15			ns
th	Hold time after CAB1 or CBA1	A or B	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	ETED		TEST CONDIT	TONET	SN5	4LS646	/648	SN7	4LS646	/648	UNIT	
FANAN	ICIEN		LESI COMDII	IONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
ViK		VCC = MIN,	I <sub>I</sub> = - 18 mA				- 1.5			- 1.5	V	
Hysteresis (V <sub>T+</sub> V <sub>T-</sub> )	A or B input	V <sub>CC</sub> = MIN			0.1	0.4		0.2	0.4		v	
		VCC = MIN,	V = 2 V	I <sub>OH</sub> = -3 mA	2.4	3.4		2.4	3.4			
Voн		VII = MAX	VIH - 2 V,	I <sub>OH</sub> = - 12 mA	2						v	
			VIL = MAX					2				
v <sub>OL</sub>		VCC = MIN,	$V_{IH} = 2 V$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	v	
		VIL = MAX		I <sub>OL</sub> = 24 mA					0.35	0.5	. •	
Control inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1			
11	A or B ports	VCC = MAX,	V <sub>1</sub> = 5.5 V				0.1			0.1 mA	mA	
T	. Control inputs	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.7 V				20			20			
liH .	A or B ports¶	VCC = MAA,	V   = 2.7 V				20			20	μΑ	
10	Control inputs						- 0.4			- 0.4	- 0.4	
llr.	A or B ports¶	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA	
los§		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0 V		- 40		- 225	- 40		- 225	mA	
				Outputs high		91	145		91	145		
	LS646			Outputs low		103	165		103	165		
				Outputs disabled		103	165		103	165		
<sup>1</sup> CC		V <sub>CC</sub> = MAX	Outputs high		91	145		91	145	I5 MA		
	LS648		Outputs low		103	165		103	165			
				Outputs disabled		120	180		120	180	i .	



<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ . § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. ¶ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

					10	LS646			LS648		UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	ITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
	(1141 017					15	25		15	25	ns
<sup>t</sup> PLH	CAB or CBA	A or B	l			23	35		24	40	ns
tPHL			1			12	18		12	18	กร
<sup>t</sup> PLH	A or B	B or A				13	20		15	25	ns
tPHL_	l		{				40		37	55	ns
tPLH	SAB or SBA <sup>†</sup>	ì				26	40				
	with Bus	1	10 100		1	21	35		24	40	ns
<sup>t</sup> PHL	input high	A or B	R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 45 pr,	$\vdash$				26	40	ns
tPLH .	SAB or SBAT	l	See Note 2			33	50		20		
	with Bus					14	25		23	40	กร
tPHL	input low		4			33	55		30	50	ns
<sup>t</sup> PZH	ਰ				-	42	65		37	55	ns
<sup>t</sup> PZL		A or B	ł		$\vdash$	28	45		23	40	ns
tPZH	DIR	,,,,,			-			<b>├</b>	30	45	ns
†PZL	T DIR				<u> </u>	39	60	<b>i</b> ——	28	45	ns
tPHZ	<del>                                     </del>					23	35	L_		35	ns
tPLZ	–  ਫ	١.,	RL = 667 Ω,	$C_L = 5 pF$ ,		22	35	<b>└</b>	22		
	<del> </del>	A or B	See Note 2			20	30	1	24	35	ns
tPHZ	DIR	A .				19	30		19	30	ns
tPLZ											

<sup>&</sup>lt;sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

### SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN COLLECTOR OUTPUTS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 
 Operating free-air temperature range:
 SN54LS647, SN54LS649
 — 55°C to 125°C

 SN74LS647, SN74LS649
 — 0°C to 70°C
 Storage temperature range ..... – 65°C to 150°C

### recommended operating conditions

				SN54LS	-	s s	UNIT		
			MII	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	NO. 100 100 100 100 100 100 100 100 100 10	4.	5 5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage			2		2			V
VIL	Low-level input voltage  High-level output voltage				0.5			0.6	V
Voн	High-level output voltage				5.5			5.5	V
lOL	Low-level output voltage				12			24	mA
	VIL Low-level input voltage VOH High-level output voltage IOL Low-level output voltage tw Pulse duration Setup time	CBA or CAB high	1	5		15			
tw		CBA or CAB low	3	)		30			ns
		Data high or low	3	)	. 0	30			
t <sub>su</sub>	A	A or B	1	5		15			ns
th	Hold time after CAB† or CBA†	A or B		)		0			ns
TA	Operating free-air temperat	ure	<b>–</b> 5	5	125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS <sup>†</sup>			SN54LS647 SN54LS649			SN74LS647 SN74LS649			
				MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK		VCC = MIN, II = - 18 mA				1.5			- 1.5	V	
Hysteresis (V <sub>T+</sub> -V <sub>T</sub> _)	A or B input	V <sub>CC</sub> = MIN		0.1	0.4		0.2	0.4		٧	
Юн		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V	VIL = MAX,		•	0.1			0.1	mA	
		VCC = MIN, VIH = 2 V,	IOL = 12 mA	T	0.25	0.4	T	0.25	0.4	٧	
VOL		VIL = MAX	IOL = 24 mA					0.35	0.5		
1.	A or B	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5 V			0.1			0.1		
l <sub>1</sub>	All others	VCC - WIAA	V <sub>1</sub> = 7 V			0.1			0.1	mA	
liH.		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μΑ	
lir.		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		1		- 0.4			- 0.4	mA	
-	'LS647	V MAY Cum a com	Outputs high		79	130		79	130		
1	L304/	V <sub>CC</sub> = MAX, Outputs open	Outputs low		94	150		94	150	1	
1cc	'LS649	V NAY Outputs ones	Outputs high		79	130		79	130	mA	
	L3049	V <sub>CC</sub> = MAX, Outputs open	Outputs low	T	94	150		94	150	1	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $\ddagger$  All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.



TTL Devices

switching characteristics, VCC = 5 V, TA = 25°C

	FROM	то	· · · · · · · · · · · · · · · · · · ·	•	LS647			'LS649		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	0141	
*=	,				22	35		17	30	ns	
†PLH	CAB or CBA	A or B			28	45		28	45	ns	
<sup>t</sup> PHL					17	26		15	25	ns	
tPLH_	A or B	B or A			18	27		20	30	ns	
<sup>t</sup> PHL									55	ns	
<sup>t</sup> PLH	SAB or SBA <sup>†</sup>			L	33	50	L	37	- 55	115	
<sup>†</sup> PHL	with Bus			R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF,		29	45		28	45	ns
t <sub>PLH</sub>	input high SAB or SBA <sup>†</sup>	A or B	See Note 2		39	60		30	45	ns	
†PHL	with Bus input low				19	30		26	40	ns	
<b>A</b>	input iow		t		25	40		21	40	ПS	
tPLH	G	1			33	50		34	50	ns	
tPHL_	<del> </del>	A or B			23	35		19	30	ns	
tPLH_	DIR			$\vdash$	25	40		27	45	ns	
<sup>t</sup> PHL			<u> </u>	Ь							

<sup>&</sup>lt;sup>†</sup> These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.