

# PART NUMBER 54S253DMB-ROCV

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# 54\$/74\$253 54LS/74LS253

### **DUAL 4-INPUT MULTIPLEXER**

(With 3-State Outputs)


**DESCRIPTION** — The '253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to Interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS

**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TVDE	
Plastic DIP (P)	А	74S253PC, 74LS253PC	-	9B	
Ceramic DIP (D)	Α	74S253DC, 74LS253DC	54S253DM, 54LS253DM	6B	
Flatpak (F)	А	74S253FC, 74LS253FC	54S253FM, 54LS253FM	4L	


#### **CONNECTION DIAGRAM** PINOUT A



#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74S (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
loa — I3a	Side A Data Inputs	1.25/1.25	0.5/0.25	
lob — lзь	Side B Data Inputs	1.25/1.25	0,5/0.25	
So, S1	Common Select Inputs	1.25/1.25	0.5/0.25	
ŌĒa	Side A Output Enable Input (Active LOW)	1.25/1.25	0.5/0.25	
So, S1 OEa OEb	Side B Output Enable Input (Active LOW)	1.25/1.25	0.5/0.25	
Za, Zb	3-State Outputs	162/12.5	65/5.0	
		(50)	(25)/(2.5)	

**LOGIC SYMBOL** 



4-324 S\_\_\_\_54253-1x

FUNCTIONAL DESCRITION — This device contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S<sub>0</sub>, S<sub>1</sub>). The 4-input multiplexers have individual Output Enable ( $\overline{OE}_a$ ,  $\overline{OE}_b$ ) inputs which when HIGH, force the outputs to a high impedance (high Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown

$$\begin{split} Z_{a} &= \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0}) \\ Z_{b} &= \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0}) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

**TRUTH TABLE** 

SELECT INPUTS		C	ATA	INP	итѕ	OUTPUT ENABLE	OUTPUT
S <sub>0</sub>	Sı	lo	l <sub>1</sub>	l2	lз	ŌĒ	Z
X L H	X L L	X L H X	X X X L	X· X X	X X X	H L L	L H Z
H L L H H	L H H H	X X X X	H X X X	X L H X	X X X L H	L L L	H L H L


Address inputs So and S1 are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

(Z)= High Impedance

**LOGIC DIAGRAM** 



4-325 S --- 54253-24

1357

F-08 :

SYMBOL	PARAMETER Output Short Circuit Current		54/74S		54/74LS		UNITS	CONDITIONS
			Min	Max	Min	Max	0	2251110110
los			-40	-100	-20	-100	mA	V <sub>CC</sub> = Max
		Outputs HIGH		70				$V_{CC} = Max, \overline{OE}_n = Gr$ $I_n, S_n = 4.5 \text{ V}$
lcc	Power Supply Current	Outputs LOW		80		12	mA	V <sub>CC</sub> = Max I <sub>n</sub> , S <sub>n</sub> , OE <sub>n</sub> = Gnd
		Outputs OFF		100		14		Vcc = Max, $\overline{OE}_n$ = 4.5 In, S <sub>n</sub> = Gnd

AC CHARACTERISTICS: Vcc = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

		54/74S	54/74LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF R <sub>L</sub> = 280 Ω	C <sub>L</sub> = 15 pF		
		Min Max	Min Max		
tplH tpHL	Propagation Delay S <sub>n</sub> to Z <sub>n</sub>	18 18	29 24	ns	Figs. 3-1, 3-20
tplH tpHL	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	9.0 9.0	20 15	ns	Figs. 3-1, 3-5
tpzh tpzL	Output Enable Time	19.5 21	22 22	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ ('LS253); $C_L = 50 \text{ pF}$ ('S253)
tpHZ tpLZ	Output Disable Time	8.5 14	32 22	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega$ , ('LS253) $C_L = 5 \text{ pF}$