

PART NUMBER 74F353D-ROCS

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



54F/74F353

Dual 4-Input Multiplexer with TRI-STATE® Outputs

General Description

The 'F353 is a dual 4-input multiplexer with TRI-STATE outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to interface directly with bus-oriented systems.

Features


- Inverted version of 'F253
- Multifunction capability
- Separate enables for each multiplexer

Ordering Code: See Section 5


Logic Symbols

1₁₈

Connection Diagrams



TL/F/9520-1



Unit Loading/Fan Out: See Section 2 for U.L. definitions

TL/F/9520-5

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
I _{0a} -I _{3a}	Side A Data Inputs	1.0/1.0	20 μA/-0.6 mA			
l _{0b} -l _{3b}	Side B Data Inputs	1.0/1.0	20 μA/ 0.6 mA			
S ₀ , S ₁	Common Select Inputs	1.0/1.0	20 μA/ – 0.6 mA			
ŌĒ,	Side A Output Enable Input (Active LOW)	1.0/1.0	A/ 0.6 mA بر 20			
ŌĒĥ	Side B Output Enable Input (Active LOW)	1.0/1.0	A/ – 0.6 mA عبر 20			
$\overline{Z}_a, \overline{Z}_b$	TRI-STATE Outputs (Inverted)	150/40 (33.3)	-3 mA/24 mA (20 mA			

Functional Description

The 'F353 contains two identical 4-input multiplexers with TRI-STATE outputs. They select two bits from four sources selected by common Select inputs (S_0 , S_1). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0}) \\ I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0}) \\ \overline{Z}_{b} &= \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0}) \\ I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0}) \end{split}$$

If the outputs of TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so that there is no overlap.

Truth Table

Select Inputs			Data	nputs	Output Enable	Output	
S ₀	S ₁	I ₀	11	l ₂	l ₃	ŌĒ	Z
X	×	х	Х	Х	Х	H	Z
L	L	L	Х	Х	Х	L	Н
L	L	н	Х	Х	Х	L	L
н	L	х	L	X	X	L	н
н	L	×	н	х	х	L	L
L	Н	×	Х	L	Х	L	н
L	н	x	X	Н	X	L	L
н	н	x	Х	Х	L	L	н
Н	н	x	Х	Х	Н	L	L

Address inputs S₀ and S₁ are common to both sections.


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Logic Diagram



TI /F/9520-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature

-65°C to +150°C

Ambient Temperature under Bias Junction Temperature under Bias -55°C to +125°C -55°C to +175°C

V_{CC} Pin Potential to

-0.5V to +7.0V

Ground Pin

Input Voltage (Note 2)

Input Current (Note 2)

-0.5V to +7.0V

-30 mA to +5.0 mANote 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under

these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with V_{CC} = 0V)

Standard Output TRI-STATE Output

 $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CC}}$ -0.5V to +5.5V

Current Applied to Output

in LOW State (Max)

twice the rated IOL (mA)

Recommended Operating Conditions

Free Air Ambient Temperature

Military

-55°C to +125°C 0°C to +70°C

Commercial

Supply Voltage

Military Commercial +4.5V to +5.5V

+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
			Min	Тур	Max	Omio	-00		
V _{IH}	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signa	
V _{IL}	Input LOW Voltage				0.8	>		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	٧	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	٧	Min	1 _{OL} = 20 mA 1 _{OL} = 24 mA	
lін	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{1N} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F		-	100 7.0	μΑ	Max	V _{IN} = 7.0V	
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage Test	74F	4.75		*	٧	0.0	I _{ID} = 1.9 μA All Other Pins Grounded	
lop	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
lozh	Output Leakage Curr	ent			50	μΑ	Мах	V _{OUT} = 2.7V	
lozL	Output Leakage Curr			-50	μА	Max	V _{OUT} = 0.5V		
los	Output Short-Circuit (-60		- 150	mA	Max	V _{OUT} = 0V		
I _{ZZ}	Bus Drainage Test			500	μА	0.0V	V _{OUT} = 5.25V		
Іссн	Power Supply Curren		9.3	14	mA	Max	V _O = HIGH		
ICCL	Power Supply Curren		13.3	20	mA	Max	V _O = LOW		
Iccz	Power Supply Curren		15.0	23	mA	Max	V _O = HIGH Z		

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			54F T _A , V _{CC} = Mil C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.
		t _{PLH}	Propagation Delay S _n to Z̄ _n	4.0 3.5	8.0 6.5	11.0 8.5	3.5 3.0	14.0 11.0	3.5 3.0	12.5 9.5
^t PLH ^t PHL	Propagation Delay I _n to Z _n	3.0 1.3	5.2 2.5	7.0 4.0	3.0 1.0	9.0 5.0	3.0 1.0	8.0 4.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	2.5 3.0	5.5 6.0	8.0 8.0	2.0 2.5	10.5 10.5	2.0 2.5	9.0 9.0	ns	2-5
t _{PHZ}	Output Disable Time	2.0 2.0	3.7 4.4	5.0 6.0	2.0 2.0	7.0 8.0	2.0 2.0	6.0 7.0		