

## PART NUMBER CLC502ABPA-ROCS

### Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

#### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

### National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



#### MICROCIRCUIT DATA SHEET

Original Creation Date: 07/29/98 Last Update Date: 08/26/99 Last Major Revision Date: 07/29/98

#### MNCLC502A-X REV 0A0

#### CLAMPING, LOW-GAIN OP AMP WITH FAST 14-BIT SETTLING

#### General Description

The CLC502 is an operational amplifier designed for low-gain applications requiring output voltage clamping. This feature allows the designer to set maximum positive and negative output voltage levels for the amplifier - thus allowing the CLC502 to protect downstream circuitry, such as delicate converter systems, from destructive transients or signals which would otherwise cause saturation. The overload recovery time of only 8ns permits systems to resume operation quickly after overdrive.

High-accuracy systems will also benefit from the CLC502's fast, accurate settling. Settling to 0.0025% in 25ns (32ns guaranteed over temperature), the CLC502 is ideal as the input amplifier in high-accuracy (12 bits and above) A/D systems. Unlike most other high-speed op amps, the CLC502 is free of settling tails. And, as the settling plots show, settling to 0.01% accuracy is an even faster 18ns typical.

The CLC502 is also useful in other applications which require low-gain amplification ( $\pm 1$  to  $\pm 8$ ) and the clamping or overload recovery features. For example, even low-resolution imaging circuits, which often have to cope with overloading signal levels, can benefit from clamping and overload recovery.

#### Industry Part Number

NS Part Numbers

CLC502A

CLC502AE-QML CLC502AJ-QML

#### Prime Die

VB1302A

#### Controlling Document

5962-9174301MPA, M2A

Processing	Subgrp	Description	Temp ( $^{\circ}$ C)
MIL-STD-883, Method 5004	1 2 3	Static tests at Static tests at Static tests at	+25 +125 -55
Quality Conformance Inspection	4 5	Dynamic tests at Dynamic tests at	+25 +125 -55
MIL-STD-883, Method 5005	6 7 8A 8B	Dynamic tests at Functional tests at Functional tests at Functional tests at	-55 +25 +125 -55
	9 10 11	Switching tests at Switching tests at Switching tests at Switching tests at	+25 +125 -55

#### **Features**

- Output clamping with fast recovery
- 0.0025% settling in 25ns (32ns max.)
- Low power, 170mW
- Low distortion. -50dBc at 20MHz

#### Applications

- Output clamping applications
- High-accuracy A/D systems (12-14 bits)
- High-accuracy D/A converters
- Pulse amplitude modulation systems

#### (Absolute Maximum Ratings)

```
Supply Voltage (V±)
                                                             ±7 Vdc
Output Current (Iout)
                                                             70 mA
Junction Temperature (Tj)
                                                             +175 C
Storage Temperature Range
                                                             -65 C to +150 C
Lead Temperature
    (Soldering, 10 seconds)
                                                             +300 C
Power Dissipation (Pd)
 (Note 2)
                                                             1.2W
Common Mode Input Voltage (Vcm)
                                                             V<u>+</u>
Thermal Resistance
    Junction-to-ambient (ThetaJA)
    Ceramic DIP
                          (Still Air)
                                                             TRD
                          (500 LFPM)
(Still Air)
                                                             TBD
                                                             TBD
                          (500 LFPM)
                                                             TBD
    Junction-to-case (ThetaJC)
    Ceramic DIP
                                                             TBD
    LCC
                                                             TBD
Package Weight
    (Typical)
    CERAMIC DIP
                                                             TRD
    LCC
                                                             TBD
ESD Tolerance
     (Note 3)
                                                             1000V
```

- Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions see the Electrical Characterisitics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

  The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance) and TA (ambient temperature). The maximum allowable
- Note 2: ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax - TA) /ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.

  Human body model, 100pF discharged through 1.5k Ohms.
- Note 3:

#### Recommended Operating Conditions

Supply Voltage  $(V\pm)$  +5 Vdc

Gain Range (Av) +1 to +10 and -1 to -10

Ambient Operating Temperature Range (Ta)  $$-55\ \mbox{C}$$  to +125  $\mbox{C}$ 

#### DC PARAMETERS: Open Loop Characteristics

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Rl = 100 Ohms,  $V\pm$  =  $\pm5$  Vdc, Vhigh = +3 V, Vlow = -3 V, Av = +2, and feedback resistance (Rf) = 250 Ohms. -55 C  $\leq$  Ta  $\leq$  +125 C (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
+Iin	Input Bias Current	Rs = 50 Ohms			-25	+25	uA	1
	(NonInverting)				-35	+35	uA	2
					-45	+45	uA	3
-Iin	Input Bias Current	Rs = 50 Ohms			-30	+30	uA	1
	(Inverting)				-40	+40	uA	2
					-50	+50	uA	3
Vio	Input Offset Voltage	Rs = 50 Ohms			-1.6	+1.6	mV	1
	_				-2.8	+2.8	mV	2
					-2.6	+2.6	mV	3
Tc (+Iin)	Average +Input Bias Current	Rs = 50 Ohms	1		-100	+100	nA/C	2
	Drift		1		-250	+250	nA/C	3
Tc (-Iin)	Average -Input Bias Current	Rs = 50 Ohms	1		-100	+100	nA/C	2
	Drift				-250	+250	nA/C	3
Tc (Vio)	Average Input Offset Voltage Drift	Rs = 50 Ohms	1		-12	+12	uV/C	2, 3
Is	Quiescent Supply Current	No Load				23	mA	1, 2,
PSRR	Power Supply Rejection Ratio	V+ = +4.5V to +5.0V, V- = -4.5V to -5.0V	2		60		dB	1, 2
	negeotian natio		2		55		dВ	3
CMRR	Common Mode Rejection Ratio	Vcm = ±1V	1		60		dВ	4, 5
	1,		1		55		dB	6
+Vcm	Common Mode Input Voltage		1		+2.5		V	4, 5
			1		+2.0		V	6
-Vcm	Common Mode Input Voltage		1			-2.5	V	4, 5
	Versage		1			-2.0	V	6
+Iout	Output Current		1		+45		mA	1, 2
			1		+25		mA	3
-Iout	Output Current		1			-45	mA	1, 2
			1			-25	mA	3
Rout	Output Impedance at dc	Vin = 0V	1			0.2	Ohms	1, 2,

#### DC PARAMETERS: Open Loop Characteristics (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: R1 = 100 Ohms,  $V_{\pm}$  =  $_{\pm}5$  Vdc, Vhigh = +3 V, Vlow = -3 V, Av = +2, and feedback resistance (Rf) = 250 Ohms. -55 C  $_{\pm}$  Ta  $_{\pm}$  +125 C (Note 3)

SYMBOL	PARAMETER CONDITIONS		NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
+Rin	Noninverting Input Resistance		1		85		KOhms	1, 2
	Input Resistance		1		50		KOhms	3
+Cin	Noninverting Input Capacitance		1			5.5	pF	4, 5, 6
+Vout	Output Voltage Swing	Rl = 100 Ohms	2		+2.4		V	4, 5, 6
-Vout	Output Voltage Swing	Rl = 100 Ohms	2			-2.4	V	4, 5, 6

#### AC PARAMETERS: CLAMPING CHARACTERISTICS

(The following conditions apply to all the following parameters, unless otherwise specified.)  $\mbox{DC:}$ 

AC: Rl = 100 Ohms,  $V\pm$  =  $\pm5$  Vdc, Vhigh = +3 V, Vlow = -3 V, Av = +2, and feedback resistance (Rf) = 250 Ohms. -55 C  $\leq$  Ta  $\leq$  +125 C (Note 3)

Voc	Clamp Accuracy				-0.3	+0.3	V	1, 2,
Icl	Input Bias Current on Vhigh			1	-35	+35	uA	1, 2
	and Vlow			1	-75	+75	uA	3
OVC	Overshoot In Clamp	Ta = +25 C		1		10	%	4
CMC	Clamping Range	At Vhigh or V	low	1	-3.3	+3.3	V	4, 5
				1	-3.0	+3.0	V	6
TSO	Overload Recovery From Clamp			1		15	ns	9, 10, 11

#### AC PARAMETERS: Frequency Domain Characteristics

(The following conditions apply to all the following parameters, unless otherwise specified.) AC: R1 = 100 Ohms,  $V_{\pm}$  =  $_{\pm}5$  Vdc, Vhigh = +3 V, Vlow = -3 V, Av = +2, and feedback resistance (Rf) = 250 Ohms. -55 C  $_{\pm}$  Ta  $_{\pm}$  +125 C (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
SSBW	Small Signal Bandwidth	-3 dB bandwidth, Vout < 0.5 Vpp			110		MHz	4
	Barraw Tu Sir		2		100		MHz	5, 6
LSBW	Large Signal Bandwidth	-3 dB bandwidth, Vout < 5 Vpp	1		40		MHz	4, 5, 6
GFPL Gain Flatness, peaking low		0.1 MHz to 25 MHz, Vout < 0.5 Vpp				0.3	dВ	4
	peaking low		2			0.4	dВ	5, 6
GFPH	Gain Flatness, peaking high					0.5	dВ	4
	peaking migh		2			0.7	dВ	5, 6
GFR	Gain Flatness, rolloff	0.1 MHz to 50 MHz, Vpp < 0.5 Vpp				1.0	dB	4
	1011011		2			1.0	dВ	5, 6
LPD	Linear Phase Deviation	Tested at 0.1 MHz to 50 MHz	1			1.0	Deg	4
	Deviación		1			1.2	Deg	5, 6

#### AC PARAMETERS: Distortion and Noise Characteristics

(The following conditions apply to all the following parameters, unless otherwise specified.) AC: R1 = 100 Ohms,  $V\pm$  =  $\pm5$  Vdc, Vhigh = +3 V, Vlow = -3 V, Av = +2, and feedback resistance (Rf) = 250 Ohms. -55 C  $\leq$  Ta  $\leq$  +125 C (Note 3)

HD2	2nd Harmonic Distortion	2 Vpp at 20 MHz		-43	dBc	4
	21200101011		2	-43	dBc	5
			2	-38	dBc	6
HD3	3rd Harmonic Distortion	2 Vpp at 20 MHz		-53	dBc	4
	DISCOLCION		2	-53	dBc	5, 6
SNF	Equivalent Input Noise Floor	At > 1 MHz	1	-155	dBm	4, 5,
INV	Equivalent Input Integrated Noise	At 1 MHz to 150 MHz	1	49	uV	4, 5,

#### AC PARAMETERS: Time Domain Characteristics

(The following conditions apply to all the following parameters, unless otherwise specified.) AC: R1 = 100 Ohms,  $V\pm$  =  $\pm5$  Vdc, Vhigh = +3 V, Vlow = -3 V, Av = +2, and feedback resistance (Rf) = 250 Ohms. -55 C  $\leq$  Ta  $\leq$  +125 C (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
+SR	Slew Rate	Rising Edge, Cl < 10 pF, measured at ±1V with 3V step	1		500		V/uS	4, 5, 6
-SR	Slew Rate	Falling Edge, Cl < 10 pF, measured at ±1V with 3V step	1		500		V/uS	4, 5,
Trs	Rise and Fall	0.5V step, Cl < 10 pF, measured between 10% and 90% point	1			3.2	ns	9
	Time	between 100 and 500 period	1			3.5	ns	10, 11
Trl	Rise and Fall Time	5V step, Cl < 10 pF, measured between 90% and 10% point	1			8	ns	9, 10, 11
Ts	Settling Time	2V step at $\pm 0.0025\%$ of the fixed value, Cl < 10 pF	1			32	ns	9, 10, 11
		2V step at $\pm 0.01$ % of the fixed value, C1 < 10 pF	1			25	ns	9, 10, 11
		2V step at $\pm 0.1\%$ of the fixed value, C1 < 10 pF	1			15	ns	9, 10, 11
OS	Overshoot	0.5V step, Cl < 10 pF	1			10	00	9, 10, 11

Note 1: If not tested, shall be guaranteed to the limits specified in table 1 herein.

Note 2:


Group A testing only.


The algebraic convention, whereby the most negative value is a minimum and the most positive is a maximum, is used in this table. Negative current shall be defined as conventional current flow out of a device terminal. Note 3:


#### Graphics and Diagrams

GRAPHICS#	DESCRIPTION
07081HRA3	CERDIP (J), 8 LEAD (B/I CKT)
07086HRA2	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000400A	CERDIP (J), 8 LEAD (PINOUT)
P000470A	LCC (E), TYPE C, 20 TERMINAL (PIN OUT)

See attached graphics following this page.








# CLC502J 8 - LEAD DIP CONNECTION DIAGRAM TOP VIEW P000400A





# CLC502AE 20 - LEAD LCC CONNECTION DIAGRAM TOP VIEW P000470A



#### Revision History

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0003528	08/26/99	Shaw Mead	Initial MDS Release